Inverter control device and vehicle control device
US-10351002-B2 · Jul 16, 2019 · US
US10581369B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10581369-B2 |
| Application number | US-201916239072-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 3, 2019 |
| Priority date | Jun 1, 2018 |
| Publication date | Mar 3, 2020 |
| Grant date | Mar 3, 2020 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A motor controller according to the present disclosure obtains the rotational speed determination signal of the motor through the microprocessor and the rotational speed collector, and then outputs the first control signal by the first logic operation circuit based on the speed of the motor, to make the driving circuit control the main circuit to work normally or enter the safety state. In addition, the motor controller generates and outputs the second shutoff signal by the monitoring chip based on the working state or the output instruction of the microprocessor, and then outputs the second control signal by the second logic operation circuit based on the second shutoff signal and whether the DC bus voltage of the main circuit is in an overvoltage state, to make the driving circuit control the main circuit to stop receiving the first control signal and enter the safety state.
Opening claim text (preview).
The invention claimed is: 1. A motor controller, comprising: a main circuit, a rotational speed collector, a microprocessor, a monitoring chip, a first logic operation circuit, a second logic operation circuit, an overvoltage detection circuit and a driving circuit, wherein the microprocessor is configured to output an initial pulse width modulation (PWM) signal and a first shutoff signal, and generate a rotational speed determination signal based on a motor rotational speed signal outputted by the rotational speed collector; the first logic operation circuit is configured to generate a first control signal based on the initial PWM signal, the first shutoff signal and the rotational speed determination signal; the monitoring chip is configured to monitor a working state of the microprocessor, and generate and output a second shutoff signal based on the working state or an output instruction of the microprocessor; the second logic operation circuit is configured to generate a second control signal based on the second shutoff signal and a direct current (DC) bus overvoltage signal of the main circuit outputted by the overvoltage detection circuit; and the driving circuit is configured to control the main circuit to work normally or enter one of a first safety state and a second safety state in response to the first control signal, and control the main circuit to stop receiving the first control signal and enter one of the first safety state and the second safety state in response to the second control signal. 2. The motor controller according to claim 1 , wherein the second control signal comprises an enable signal and a state selection signal, wherein the enable signal is used to control the main circuit to stop receiving the first control signal; and the state selection signal is used to control the main circuit to enter one of the first safety state and the second safety state. 3. The motor controller according to claim 2 , wherein the second logic operation circuit is configured to: generate the enable signal based on the second shutoff signal; and generate the state selection signal based on the DC bus overvoltage signal, wherein, if the DC bus overvoltage signal indicates that a DC bus of the main circuit is in an overvoltage state, the state selection signal is used to control the main circuit to enter the first safety state; if the DC bus overvoltage signal indicates that the DC bus of the main circuit is in a non-overvoltage state, the state selection signal is used to control the main circuit to enter the second safety state, wherein the first safety state is an active short circuit state, and the second safety state is a bridge arms all shutoff state. 4. The motor controller according to claim 2 , wherein, the driving circuit comprises three driving units, each of the driving units comprises: an upper transistor selection switch, a lower transistor selection switch, an upper transistor driving sub-circuit and a lower transistor driving sub-circuit, wherein, a control end of the upper transistor selection switch and a control end of the lower transistor selection switch both receive the enable signal; a fixed contact of the upper transistor selection switch is connected to an input end of the upper transistor driving sub-circuit; a fixed contact of the lower transistor selection switch is connected to an input end of the lower transistor driving sub-circuit; a normally closed contact of the upper transistor selection switch receives an upper transistor modulation signal in the first control signal; a normally closed contact of the lower transistor selection switch receives a lower transistor modulation signal in the first control signal; a normally open contact of the upper transistor selection switch receives a grounded signal; a normally open contact of the lower transistor selection switch receives the state selection signal; an output end of the upper transistor driving sub-circuit is connected to a upper transistor control end in the main circuit; and an output end of the lower transistor driving sub-circuit is connected to a lower transistor control end in the main circuit. 5. The motor controller according to claim 4 , wherein, the upper transistor driving sub-circuit comprises: an upper transistor driving isolation amplifier, a first resistor and a second resistor, wherein, an input end of the upper transistor driving isolation amplifier is an input end of the upper transistor driving sub-circuit; an output end of the upper transistor driving isolation amplifier is connected to one end of the first resistor and one end of the second resistor; and the other end of the first resistor is connected to the other end of the second resistor at a connection point which serves as the output end of the upper transistor driving sub-circuit. 6. The motor controller according to claim 4 , wherein, the lower transistor driving sub-circuit comprises: a lower transistor driving isolation amplifier, a third resistor and a fourth resistor, wherein an input end of the lower transistor driving isolation amplifier is the input end of the lower transistor driving sub-circuit; an output end of the lower transistor driving isolation amplifier is connected to one end of the third resistor and one end of the fourth resistor; and the other end of the third resistor is connected to the other end of the fourth resistor at a connection point which serves as the output end of the lower transistor driving sub-circuit. 7. The motor controller according to claim 4 , wherein the grounded signal is received from one end of a fifth resistor, the other end of the fifth resistor is grounded. 8. The motor controller according to claim 1 , wherein the monitoring chip is configured to: generate and output the second shutoff signal when the working state of the microprocessor is a fault state, or the output instruction of the microprocessor is a shutoff instruction. 9. The motor controller according to claim 1 , wherein an input end of the rotational speed collector is connected to an output end of a motor speed sensor. 10. The motor controller according to claim 1 , wherein the overvoltage detection circuit comprises: a voltage collector, an isolation operational amplifier and a sampling voltage comparator, wherein an input end of the voltage collector is connected to two ends of a DC bus capacitor in the main circuit; an output end of the voltage collector is connected to an input end of the isolation operational amplification; an output end of the isolation operational amplifier is connected to a non-inverting input end of the sampling voltage comparator; an inverting input end of the sampling voltage comparator receives a reference voltage; and an output end of the sampling voltage comparator outputs the DC bus overvoltage signal.
Means for preventing excessive speed of the vehicle · CPC title
Speed · CPC title
relating to electrical machines · CPC title
characterised by the circuit arrangement or by the kind of wiring · CPC title
Monitoring commutation; Providing indication of commutation failure · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.