Thin film transistor substrate
US-2015357354-A1 · Dec 10, 2015 · US
US10553620B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10553620-B2 |
| Application number | US-201615249310-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 26, 2016 |
| Priority date | Aug 28, 2015 |
| Publication date | Feb 4, 2020 |
| Grant date | Feb 4, 2020 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A display panel including a first substrate having a pixel region, a thin film transistor, an insulating layer, a pixel electrode, a second substrate, and a display medium is provided. The thin film transistor is located on the first substrate and in the pixel region. The insulating layer is located in the pixel region and covers the thin film transistor. The insulating layer has a contact hole having a first maximum distance extending along a first direction and a second maximum distance extending along a second direction. The first direction is different from the second direction. The second maximum distance is longer than the first maximum distance. The pixel electrode is electrically connected to the thin film transistor through the contact hole. The display medium is located between the first substrate and the second substrate.
Opening claim text (preview).
What is claimed is: 1. A display panel, comprising: a first substrate having a pixel region; an insulating layer located in the pixel region, wherein the insulating layer has a contact hole, the contact hole comprises a first patterned hole and a second patterned hole, the second patterned hole comprises a first periphery segment and a second periphery segment, and the first periphery segment and the second periphery segment respectively protrude outside two opposite sides of the first patterned hole; and a pixel electrode disposed on the insulating layer; wherein a distance axis of the second patterned hole defines a first maximum distance, the distance axis extends along a first direction and between a first end point located at one end of the second patterned hole in the first periphery segment and a second end point located at one end of the second patterned hole in the second periphery segment, and the first maximum distance is greater than a distance between any other two points along an outer edge of the contact hole; wherein a first point on the distance axis is located a predetermined distance from the first end point; and wherein a second point on the distance axis is located the predetermined distance from the second end point, and a width of the second patterned hole, in a second direction different from the first direction, crossing through the first point and the first periphery segment is different from a width of the second patterned hole, in the second direction, crossing through the second point and the second periphery segment. 2. The display panel according to claim 1 , further comprising: a common electrode layer located in the insulating layer, wherein the common electrode layer has an opening, and the opening surrounds the contact hole. 3. The display panel according to claim 1 , further comprising: a thin film transistor located on the first substrate and in the pixel region, wherein the thin film transistor comprises a plurality of sub-metal layers disposed in a stack, the sub-metal layers comprise an upper layer and a lower layer, and the pixel electrode is electrically connected to a surface of the upper layer of the sub-metal layers via the contact hole. 4. The display panel according to claim 3 , wherein the upper layer and the lower layer of the sub-metal layers have a Ti/copper(Cu) structure. 5. The display panel according to claim 1 , further comprising: a thin film transistor located on the first substrate and in the pixel region, wherein the thin film transistor comprises a plurality of sub-metal layers disposed in a stack, the sub-metal layers comprise an upper layer, a middle layer, and a lower layer, and the pixel electrode is electrically connected to a side of the upper layer of the sub-metal layers via the contact hole. 6. The display panel according to claim 5 , wherein the upper layer, the middle layer, and the lower layer of the sub-metal layers have a titanium (Ti)/aluminum (Al)/Ti structure or a molybdenum(Mo)/Al/Mo structure. 7. The display panel according to claim 1 , wherein an angle is formed between the first direction and the second direction, and the angle is 90±20°. 8. The display panel according to claim 1 , wherein the first maximum distance is greater than a second maximum distance across the contact hole extending along the second direction. 9. A display panel, comprising: a first substrate having a pixel region; a first metal layer disposed on the first substrate; a first insulating layer disposed on the first metal layer; a second metal layer disposed on the first insulating layer; a second insulating layer disposed on the second metal layer; a third insulating layer disposed on the second insulating layer; a fourth insulating layer disposed on the third insulating layer; a pixel electrode disposed on the fourth insulating layer, wherein the first metal layer, the first insulating layer, the second metal layer, the second insulating layer, the third insulating layer, and the fourth insulating layer are disposed in the pixel region; a second substrate; and a display medium disposed between the first substrate and the second substrate; wherein the third insulating layer has a first patterned hole, and a first maximum distance across the first patterned hole extends along a first direction; wherein the second insulating layer and the fourth insulating layer form a second patterned hole, a second maximum distance across the second patterned hole extends along a second direction, and the pixel electrode is electrically connected to the second metal layer via the first patterned hole and the second patterned hole; wherein the second maximum distance is greater than the first maximum distance; and wherein the pixel electrode is in direct physical contact with a sidewall of the second insulating layer, a sidewall of the third insulating layer and a sidewall of the fourth insulating layer. 10. The display panel according to claim 9 , wherein two ends of the second maximum distance of the second patterned hole are respectively separated from the first patterned hole by a first minimum distance and a second minimum distance, and the first minimum distance is larger than the second minimum distance. 11. The display panel according to claim 10 , wherein a sidewall of the second patterned hole has a first slope along the first minimum distance, another sidewall of the second patterned hole has a second slope along the second minimum distance, and the first slope is smaller than the second slope. 12. The display panel according to claim 9 , wherein along a top view direction of the first substrate, the second patterned hole has a first periphery segment and a second periphery segment respectively protruded outside two opposite sides of the first patterned hole, the first peripheral segment has a first perimeter, the second peripheral segment has a second perimeter, and the first perimeter is larger than the second perimeter. 13. The display panel according to claim 9 , wherein along a top view direction of the first substrate, the first patterned hole overlaps the second patterned hole by a first overlapping length and a second overlapping length, and the first overlapping length is longer than the second overlapping length. 14. The display panel according to claim 9 , wherein the sidewall of the third insulating layer has a plurality of different slopes along the second direction. 15. The display panel according to claim 9 , further comprising: a common electrode layer located between the third insulating layer and the fourth insulating layer, wherein the common electrode layer has an opening, and the opening surrounds the first patterned hole and the second patterned hole. 16. The display panel according to claim 9 , wherein the second metal layer comprises a plurality of sub-metal layers disposed in a stack, and the pixel electrode is electrically connected to a surface of the second metal layer via the second patterned hole. 17. The display panel according to claim 16 , wherein the sub-metal layers comprise an upper layer and a lower layer, and the upper layer and the lower layer of the sub-metal layers have a Ti/copper(Cu) structure. 18. The display panel according to claim 9 , wherein the second metal layer comprises a plurality of sub-metal layers disposed in a stack, the sub-metal layers comprise an upper layer, a middle layer, and a lower layer, and the pixel electrode is electrically connected to a side of the upper layer of the sub-metal layers via the second patterned hole.
in which the switching element is a three-electrode device {(G02F1/136277 takes precedence)} · CPC title
Through-hole connection of the pixel electrode to the active element through an insulation layer · CPC title
Electricity · mapped topic
Electricity · mapped topic
Interconnections, e.g. scanning lines · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.