Semiconductor integrated circuit, self-luminous display panel module, electronic apparatus, and method for driving power supply line

US10515593B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10515593-B2
Application numberUS-201916503032-A
CountryUS
Kind codeB2
Filing dateJul 3, 2019
Priority dateOct 2, 2008
Publication dateDec 24, 2019
Grant dateDec 24, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor integrated circuit and corresponding display panel and electronic apparatus. A pixel element includes a self-luminous element and a drive transistor connected to a power supply line. In an emission period of the self-luminous element, an active voltage and an intermediate voltage are sequentially applied between the power supply line and a potential line with a pulse-shaped waveform such that a predetermined luminance duration is obtained in the emission period. In a non-emission period of the self-luminous element, an off-state voltage is applied between the power supply line and the potential line so as to maintain the self-luminous element in a non-emission state.

First claim

Opening claim text (preview).

What is claimed is: 1. A display device comprising: a plurality of pixels; and control circuitry configured to drive the pixels, wherein each of the pixels includes an organic EL element, a drive transistor and a capacitor configured to store a signal voltage, the organic EL element and the drive transistor being electrically connected between a first power supply line and a second power supply line connected to a cathode electrode of the organic EL element, the drive transistor is configured to provide a current flow from the first power supply line to the organic EL element in response to the signal voltage, the control circuitry is configured to drive each of the pixels so as to change a potential of the cathode electrode relative a power supply potential of the first power supply line in response to an adjustment of a peak luminance level, and the control circuitry is further configured to control each of the pixels, within a one-frame period, to: receive an image signal potential while the organic EL element is fixed to a reverse-biased state, and then, repeatedly turn on and turn off the organic EL element without applying a reverse-biased voltage in a light emission period, wherein respective periods of the turning on and the turning off of the organic EL element are changed based on the adjustment of the peak luminance level. 2. The display device according to claim 1 , wherein the control circuitry is configured to supply a pulse-shaped waveform to each of the pixels such that the peak luminance level is obtained in the light mission period, the light emission period having fixed starting and ending timings. 3. The display device according to claim 1 , wherein the control circuitry is configured to turn on and turn off of the organic EL element multiple times within the light emission period. 4. The display device according to claim 3 , wherein the control circuit is configured to adjust the peak luminance level of through variable control of a number of times of the turning on and the turning off of the organic EL element. 5. The display device according to claim 1 , wherein the control circuitry is configured to adjust the peak luminance level of the self-luminous element through variable control of a length of a first period from the turning on to the turning off of the organic EL element. 6. The display device according to claim 1 , wherein the control circuitry is configured to adjust the peak luminance level of the self-luminous element through variable control of a length of a second period from the turning off to the turning on of the organic EL element. 7. The display device according to claim 1 , wherein the control circuitry is configured to drive each of the pixel element so as to change the potential of the cathode electrode in the second period from the turning off to the turning on of the organic EL element. 8. The display device according to claim 1 , wherein the first power supply line is directly connected to a source terminal of the drive transistor.

Assignees

Inventors

Classifications

  • Details of flat display driving waveforms · CPC title

  • Reduction of sub-frame artefacts · CPC title

  • Detection of image changes, e.g. determination of an index representative of the image change · CPC title

  • G09G3/3233Primary

    with pixel circuitry controlling the current through the light-emitting element · CPC title

  • Calculation or use of calculated indices related to luminance levels in display data · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10515593B2 cover?
A semiconductor integrated circuit and corresponding display panel and electronic apparatus. A pixel element includes a self-luminous element and a drive transistor connected to a power supply line. In an emission period of the self-luminous element, an active voltage and an intermediate voltage are sequentially applied between the power supply line and a potential line with a pulse-shaped wave…
Who is the assignee on this patent?
Sony Corp
What technology area does this patent fall under?
Primary CPC classification G09G3/3233. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Dec 24 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).