Semiconductor device and method for manufacturing semiconductor device

US10510781B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10510781-B2
Application numberUS-201716078249-A
CountryUS
Kind codeB2
Filing dateFeb 21, 2017
Priority dateFeb 22, 2016
Publication dateDec 17, 2019
Grant dateDec 17, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method of producing a semiconductor device according to an embodiment of the present invention includes: step (C) of forming an oxide semiconductor layer of a plurality of thin film transistors on a gate dielectric layer; step (F) of forming an aperture in an interlevel dielectric layer, the aperture being located between an active region and a plurality of terminal portions and extending through the interlevel dielectric layer; and step (G) of, after step (F), forming an upper conductive portion on the interlevel dielectric layer. In step (C), a protection layer made of the same oxide semiconductor film as the oxide semiconductor layer is formed above a region of the gate dielectric layer that is located between the active region and the plurality of terminal portions. In step (F), the aperture is formed so as to overlap the protection layer.

First claim

Opening claim text (preview).

The invention claimed is: 1. A method of producing a semiconductor device which includes a substrate, a plurality of first thin film transistors supported on the substrate, an interlevel dielectric layer covering the plurality of first thin film transistors, and a plurality of terminal portions electrically connecting the plurality of first thin film transistors to corresponding external wiring lines, each of the plurality of terminal portions including an upper conductive portion provided on the interlevel dielectric layer, the semiconductor device including an active region in which the plurality of first thin film transistors are provided, and a peripheral region being located around the active region and including the plurality of terminal portions provided therein, the method comprising: step (A) of forming gate electrodes of the plurality of first thin film transistors on the substrate; step (B) of forming a gate dielectric layer covering the gate electrodes; step (C) of forming an oxide semiconductor layer of the plurality of thin film transistors on the gate dielectric layer; step (D) of forming source electrodes and drain electrodes of the plurality of thin film transistors; step (E) of forming the interlevel dielectric layer to cover the plurality of thin film transistors; step (F) of forming an aperture in the interlevel dielectric layer, the aperture being located between the active region and the plurality of terminal portions and extending through the interlevel dielectric layer; and step (G) of, after the step (F), forming the upper conductive portion on the interlevel dielectric layer, wherein, in the step (C), above a region of the gate dielectric layer that is located between the active region and the plurality of terminal portions, a protection layer is formed from a same oxide semiconductor film as the oxide semiconductor layer, in the step (F), the aperture is formed so as to overlap the protection layer, the aperture does not extend through the gate dielectric layer, and in the step (C), the protection layer and the oxide semiconductor layer are formed simultaneously. 2. The method of producing a semiconductor device of claim 1 , wherein, in the step (G), lines extending from the upper conductive portion are formed, the lines extending via the aperture toward the active region. 3. The method of producing a semiconductor device of claim 2 , wherein, in the step (F), the aperture is formed so as to have a region in which the protection layer overlaps the aperture and a region in which the protection layer does not overlap the aperture. 4. The method of producing a semiconductor device of claim 1 , wherein, each of the plurality of terminal portions includes a lower conductive portion made of a same conductive film as the gate electrodes, the lower conductive portion being electrically connected to the upper conductive portion in a contact hole made in the gate dielectric layer and in the interlevel dielectric layer; and in the step (A), together with the gate electrodes, the lower conductive portions and lines extending from the lower conductive portions are formed, the lines extending under the aperture toward the active region. 5. The method of producing a semiconductor device of claim 1 , further comprising step (H) of removing the protection layer. 6. The method of producing a semiconductor device of claim 1 , not comprising a step of removing the protection layer. 7. The method of producing a semiconductor device of claim 2 , further comprising step (H) of partly removing the protection layer, wherein, in step (H), a plurality of islets of oxide semiconductor are formed by partly removing the protection layer; and each of the plurality of islets of oxide semiconductor is disposed so as not to be in contact with two or more said lines. 8. The method of producing a semiconductor device of claim 1 , wherein the interlevel dielectric layer includes: a first dielectric layer provided so as to cover the source electrodes and drain electrodes; and a second dielectric layer provided on the first dielectric layer. 9. The method of producing a semiconductor device of claim 8 , wherein, the first dielectric layer is made of an inorganic insulative material; and the second dielectric layer is made of an organic insulative material. 10. The method of producing a semiconductor device of claim 1 , wherein the semiconductor device further includes a plurality of second thin film transistors supported on the substrate, each including a crystalline silicon semiconductor layer. 11. The method of producing a semiconductor device of claim 10 , comprising, before the step (A): step (I) of forming the crystalline silicon semiconductor layer of the plurality of second thin film transistors on the substrate; and step (J) of forming a further gate dielectric layer covering the crystalline silicon semiconductor layer, wherein, in the step (A), on the further gate dielectric layer, the gate electrodes of the plurality of second thin film transistors are formed from a same conductive film as the gate electrodes of the plurality of first thin film transistors. 12. The method of producing a semiconductor device of claim 1 , wherein each of the plurality of first thin film transistors includes a channel-etch structure. 13. The method of producing a semiconductor device of claim 1 , wherein the oxide semiconductor layer comprises an In—Ga—Zn—O based semiconductor.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10510781B2 cover?
A method of producing a semiconductor device according to an embodiment of the present invention includes: step (C) of forming an oxide semiconductor layer of a plurality of thin film transistors on a gate dielectric layer; step (F) of forming an aperture in an interlevel dielectric layer, the aperture being located between an active region and a plurality of terminal portions and extending thr…
Who is the assignee on this patent?
Sharp Kk
What technology area does this patent fall under?
Primary CPC classification H01L27/124. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Dec 17 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).