Insulated wire, wire harness, and production method for insulated wire
US-2024392074-A1 · Nov 28, 2024 · US
US10510460B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10510460-B2 |
| Application number | US-201715599078-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 18, 2017 |
| Priority date | Jan 7, 2013 |
| Publication date | Dec 17, 2019 |
| Grant date | Dec 17, 2019 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method of manufacturing a laminate, transistor, and method of manufacturing transistor using a composition that includes an organic compound having a hydroxy group; a first cross-linking agent that is at least one organic silicon compound selected from the group including an organic silicon compound including a siloxane bond in the molecule and having three or more cyclic ether groups in the molecule, a chain organic silicon compound including two or more siloxane bonds in the molecule and having two or more cyclic ether groups in the molecule, a cyclic organic silicon compound including D unit in the molecule and having four or more cyclic ether groups bonded to a silicon atom of the D unit in the molecule, and a cyclic organic silicon compound including a T unit in the molecule and having two or more cyclic ether groups in the molecule; and a photocationic polymerization initiator.
Opening claim text (preview).
What is claimed is: 1. A method of manufacturing a laminate for a transistor including a source electrode and a drain electrode, a gate electrode provided corresponding to a channel between the source electrode and the drain electrode, a semiconductor layer provided in contact with the source electrode and the drain electrode, and an insulator layer disposed between the source electrode and the gate electrode and between the drain electrode and the gate electrode, wherein the insulator layer is formed by cationic polymerization of a composition and wherein at least one of the gate electrode, the source electrode, and the drain electrode is laminated on a base film containing a silane coupling agent having a group capable of capturing a metal, which is an electroless plating catalyst, the method comprising: applying a solution, containing the composition comprising an organic compound having a hydroxy group, a first cross-linking agent that is at least one organic silicon compound selected from the group including an organic silicon compound including one siloxane bond in the molecule and having three or more cyclic ether groups in the molecule, a chain organic silicon compound including two or more siloxane bonds in the molecule and having two or more cyclic ether groups in the molecule, a cyclic organic silicon compound including a siloxane unit (D unit) represented by R 1 R 2 SiO 2/2 in the molecule, both of R 1 and R 2 being a cyclic ether group, and having four or more cyclic ether groups bonded to a silicon atom of the D unit in the molecule, and a cyclic organic silicon compound including a siloxane unit (T unit) represented by R 3 SiO 3/2 in the molecule, R 3 being a cyclic ether group, and having two or more cyclic ether groups in the molecule; and a photocationic polymerization initiator, over a conductive layer to form a coating film; selectively irradiating the coating film with light including light having an absorption wavelength of the photocationic polymerization initiator included in the coating film to form a latent image in the light-irradiated region of the coating film; and developing the coating film with an alkaline solution to form the insulator layer. 2. The method of manufacturing a laminate according to claim 1 , further comprising: prior to forming the coating film, applying a surface treatment on at least a region to be provided with the coating film by using a silane coupling agent having a cyclic ether group. 3. A method of manufacturing a transistor, comprising: forming a gate electrode on a substrate; applying a solution, including a composition comprising an organic compound having a hydroxy group, a first cross-linking agent that is at least one organic silicon compound selected from the group including an organic silicon compound including one siloxane bond in the molecule and having three or more cyclic ether groups in the molecule, a chain organic silicon compound including two or more siloxane bonds in the molecule and having two or more cyclic ether groups in the molecule, a cyclic organic silicon compound including a siloxane unit (D unit) represented by R 1 R 2 SiO 2/2 in the molecule, both of R 1 and R 2 being a cyclic ether group, and having four or more cyclic ether groups bonded to a silicon atom of the D unit in the molecule, and a cyclic organic silicon compound including a siloxane unit (T unit) represented by R 3 SiO 3/2 in the molecule, R 3 being a cyclic ether group, and having two or more cyclic ether groups in the molecule and a photocationic polymerization initiator, over the gate electrode to form a coating film; selectively irradiating the coating film with light including light having an absorption wavelength of a photocationic polymerization initiator included in the coating film to form a latent image in the light-irradiated region of the coating film; developing the coating film with an alkaline solution to form an insulator layer; and forming a source electrode and a drain electrode on the surface of a layer including the insulator layer, wherein the gate electrode is provided corresponding to a channel between the source electrode and the drain electrode, wherein a semiconductor layer is provided in contact with the source electrode and the drain electrode, wherein cationic polymerization of the composition forms an insulator layer disposed between the source electrode and the gate electrode and between the drain electrode and the gate electrode, and wherein at least one of the gate electrode, the source electrode, and the drain electrode is laminated on a base film containing a silane coupling agent having a group capable of capturing a metal, which is an electroless plating catalyst. 4. The method of manufacturing a transistor according to claim 3 , further comprising: prior to forming the coating film, applying a surface treatment on at least a region to be provided with the coating film by using a first silane coupling agent having a cyclic ether group. 5. The method of manufacturing a transistor according to claim 3 , wherein at least one of the gate electrode, the source electrode, and the drain electrode is formed by: applying a formation material containing a second silane coupling agent having a group capable of capturing a metal, which is an electroless plating catalyst, to form a base film; and capturing the metal on the surface of the base film and then performing electroless plating. 6. The method of manufacturing a transistor according to claim 5 , wherein the source electrode and the drain electrode are formed by: forming a source base film and a drain base film, each being the base film; and then capturing the metal on the surface of each of the source base film and the drain base film to perform electroless plating. 7. The method of manufacturing a transistor according to claim 6 , wherein the source base film and the drain base film are formed as a continuous film. 8. The method of manufacturing a transistor according to claim 5 , wherein the gate electrode is formed by forming a gate base film, which is the base film, and then capturing the metal on the surface of the gate base film to perform electroless plating. 9. The method of manufacturing a transistor according to claim 5 , wherein the second silane coupling agent has an amino group. 10. The method of manufacturing a transistor according to claim 9 , wherein the second silane coupling agent is a primary amine or a secondary amine. 11. The method of manufacturing a transistor according to claim 5 , wherein the layer including the insulator layer includes: the insulator layer; and an organic semiconductor layer disposed on the insulator layer and having a surface on which the source electrode and the drain electrode are formed. 12. The method of manufacturing a transistor according to claim 11 , comprising, prior to forming the source electrode and the drain electrode: forming a resist layer having an opening corresponding to the source electrode and the drain electrode and capturing the metal on the surface of the base film formed on the surface exposed at least in the opening; performing first electroless plating and then removing the resist layer; and performing second electroless plating on the surface of an electrode formed by the first electroless plating to form the source electrode and the drain electrode, wherein the energy level difference between the work function of a metal material used in the second electroless plating and the energy level of a molecular orbital used for electron transfer in a formation material of the organic semiconductor layer i
the material containing Si, O and at least one of H, N, C, F or other non-metal elements, e.g. SiOC, SiOC:H or SiONC · CPC title
As siloxane, silicone or silane · CPC title
Exposure; Apparatus therefor (photographic printing apparatus for making copies G03B27/00) · CPC title
containing atoms other than carbon, hydrogen, oxygen or nitrogen · CPC title
in non photosensitive layers or as additives, e.g. for dry lithography · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.