Signal level detection and overrange signal limiter and clamp for electronic circuits

US10498303B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10498303-B2
Application numberUS-201815887544-A
CountryUS
Kind codeB2
Filing dateFeb 2, 2018
Priority dateFeb 2, 2018
Publication dateDec 3, 2019
Grant dateDec 3, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

One embodiment is an apparatus including a detector circuit electrically coupled between a signal source and a second circuit, the signal source generating a first signal, the detector circuit detecting a level of the first signal and generating a first control signal when the detected level of the first signal exceeds a first threshold value, and a clamping switch electrically coupled to receive the first control signal from the detector circuit, the clamping switch including a multi-terminal active device. The first control signal controls a state of the clamping switch such that the clamping switch clamps a level of a signal applied to the second circuit when the level of the first signal exceeds the first threshold value.

First claim

Opening claim text (preview).

What is claimed is: 1. An apparatus comprising: a detector circuit electrically coupled to a signal source and a second circuit, the signal source generating a first signal, the detector circuit detecting a level of the first signal and generating a first control signal when the detected level of the first signal exceeds a first threshold value; and a clamping switch electrically coupled to receive the first control signal from the detector circuit, the clamping switch comprising a multi-terminal active device; wherein the first control signal controls a state of the clamping switch such that the clamping switch clamps a level of a signal applied to the second circuit when the level of the first signal exceeds the first threshold value; and wherein the detector circuit comprises a peak detector circuit for detecting a peak value of the first signal, wherein the peak detector circuit comprises a first MOSFET device, a second MOSFET device coupled to the first MOSFET device, and a source follower coupled to the first and second MOSFET devices. 2. The apparatus of claim 1 , wherein the source follower comprises a third MOSFET device and a capacitor. 3. The apparatus of claim 2 , wherein the detector circuit comprises a comparator for comparing the detected peak value of the first signal with the first threshold value and generating the control signal when the detected peak value of the first signal exceeds the first threshold value. 4. The apparatus of claim 3 , wherein the comparator comprises an amplifier. 5. The apparatus of claim 1 , wherein the multi-terminal active device exhibits a variable impedance between first and second terminals thereof and a value of the variable impedance is controlled by a third terminal thereof. 6. The apparatus of claim 5 , wherein the first control signal is applied to the third terminal of the multi-terminal active device. 7. The apparatus of claim 1 , wherein the clamping switch comprises at least one of a p-channel metal oxide semiconductor field effect transistor (“PMOSFET”), an n-channel MOSFET (“NMOSFET”), a complementary MOSFET (“CMOSFET”), and a bi-polar junction transistor (“BJT”). 8. The apparatus of claim 1 , wherein bits corresponding to the first control signal are input to an Automatic Gain Control (“AGC”) system for adjusting a level of the first signal. 9. The apparatus of claim 1 , wherein the detector circuit further generates a second control signal when the level of the first signal exceeds a second threshold value. 10. The apparatus of claim 1 , wherein bits corresponding to the second control signal are input to an Automatic Gain Control (“AGC”) system for adjusting a level of the first signal. 11. An apparatus comprising: a detector circuit electrically coupled between a signal source and a second circuit, the signal source generating a first signal, the detector circuit comparing the first signal with first and second threshold values and generating a control signal when the detected level of the first signal exceeds the first threshold value or falls below the second threshold value; and a clamping switch electrically coupled to receive the control signal from the detector circuit, the clamping switch comprising a multi-terminal active device; wherein the control signal controls a state of the clamping switch such that the clamping switch clamps a level of a signal applied to the second circuit when the detected level of the first signal exceeds the first threshold value or falls below the second threshold value; wherein the detector circuit comprises a pair of cross-coupled fast amplifiers. 12. The apparatus of claim 11 , wherein a first one of the pair of cross-coupled fast amplifiers is configured to generate the control signal when the first signal exceeds the first threshold value. 13. The apparatus of claim 11 , wherein a second one of the pair of cross-coupled fast amplifiers is configured to generate the control signal when the first signal falls below the second threshold value. 14. The apparatus of claim 11 , wherein the multi-terminal active device exhibits a variable impedance between first and second terminals thereof and wherein a value of the variable impedance is controlled by the third terminal and wherein the control signal is applied to the third terminal of the multi-terminal active device. 15. The apparatus of claim 11 , wherein the clamping switch comprises at least one of a p-channel metal oxide semiconductor field effect transistor (“PMOSFET”), an n-channel MOSFET (“NMOSFET”), a complementary MOSFET (“CMOSFET”), and a bi-polar junction transistor (“BJT”). 16. The apparatus of claim 11 , wherein bits corresponding to the control signal are input to an Automatic Gain Control (“AGC”) system for adjusting a level of the first signal. 17. A method comprising: comparing a level of a first signal generated by a signal source to a first threshold value; generating a first control signal if the level of the first signal exceeds the first threshold value; using the first control signal to activate a clamping switch comprising a multi-terminal active device, wherein the first control signal is provided to a first terminal of the multi-terminal active device and controls a value of a variable impedance between second and third terminals of the multi-terminal active device; and providing bits corresponding to the first control signal to an Automatic Gain Control (“AGC”) system for adjusting a level of the first signal; wherein activation of the clamping switch clamps a value of a signal applied to a circuit under protection (“CUP”) to approximately the first threshold value. 18. The method of claim 17 further comprising: generating a second control signal when the level of the first signal exceeds a second threshold value. 19. The method of claim 17 further comprising: providing bits corresponding to the second control signal to an Automatic Gain Control (“AGC”) system for adjusting a level of the first signal. 20. The method of claim 17 , wherein the clamping switch comprises at least one of a p-channel metal oxide semiconductor field effect transistor (“PMOSFET”), an n-channel MOSFET (“NMOSFET”), a complementary MOSFET (“CMOSFET”), and a bi-polar junction transistor (“BJT”).

Assignees

Inventors

Classifications

  • Limiting amplitude; Limiting rate of change of amplitude · CPC title

  • Volume compression or expansion in amplifiers {(frequency dependent H03G9/025)} · CPC title

  • Protection of an amplifier being implemented by clamping means · CPC title

  • A peak detection being used in a signal measuring circuit in a controlling circuit of an amplifier · CPC title

  • Long tailed pairs (H03F3/4521, H03F3/45237 take precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10498303B2 cover?
One embodiment is an apparatus including a detector circuit electrically coupled between a signal source and a second circuit, the signal source generating a first signal, the detector circuit detecting a level of the first signal and generating a first control signal when the detected level of the first signal exceeds a first threshold value, and a clamping switch electrically coupled to recei…
Who is the assignee on this patent?
Analog Devices Inc
What technology area does this patent fall under?
Primary CPC classification H03F1/523. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Dec 03 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).