Integrated power semiconductor packaging apparatus and power converter

US10497642B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10497642-B2
Application numberUS-201815981975-A
CountryUS
Kind codeB2
Filing dateMay 17, 2018
Priority dateMay 17, 2017
Publication dateDec 3, 2019
Grant dateDec 3, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The present disclosure relates to an integrated power semiconductor packaging apparatus and a power converter containing the integrated power semiconductor packaging apparatus. The integrated power semiconductor packaging apparatus comprises a plurality of power semiconductor devices and an electrically insulative substrate formed integrally. The electrically insulative substrate comprises a flat surface, at least one separation wall protruding from the flat surface and a flow channel inside the electrically insulative substrate. The at least one separation wall is configured to separate the flat surface into a plurality of flat areas, and each of the plurality of flat areas is configured to receive one of the plurality of power semiconductor devices. The flow channel is configured for allowing a coolant flowing through to remove heat from the plurality of power semiconductor devices.

First claim

Opening claim text (preview).

The invention claimed is: 1. An integrated power semiconductor packaging apparatus, comprising: a plurality of power semiconductor devices; and an electrically insulative substrate formed integrally, comprising: a flat surface; at least one separation wall protruding from the flat surface and configured to separate the flat surface into a plurality of flat areas, wherein each of the flat areas is configured to receive one of the power semiconductor devices; and a flow channel inside the electrically insulative substrate for allowing a coolant flowing through to remove heat from the plurality of power semiconductor devices, wherein one power semiconductor device is fixed on a metal plate, the metal plate is installed on one of the flat areas, and the one flat area comprises a hole to realize direct contact between the coolant in the flow channel and the metal plate. 2. The apparatus of claim 1 , wherein the metal plate is installed on the one flat area through a fastener and a sealing ring. 3. The apparatus of claim 1 , wherein the electrically insulative substrate comprises a plastic material, a ceramic matrix composite material or a polymer matrix composite material. 4. The apparatus of claim 1 , wherein the electrically insulative substrate is formed by injection molding or additive manufacturing process. 5. The apparatus of claim 1 , wherein the coolant comprises deionized water. 6. The apparatus of claim 1 , wherein the flow channel is a serpentine channel. 7. The apparatus of claim 1 , wherein one of the power semiconductor devices comprises an insulated-gate bipolar transistor, a metal-oxide-semiconductor field-effect transistor, or a diode. 8. The apparatus of claim 1 , wherein one of the power semiconductor devices comprises a silicon carbide power semiconductor device or a gallium nitride power semiconductor device. 9. A power converter, comprising an integrated power semiconductor packaging apparatus, the integrated power semiconductor packaging apparatus comprising: a plurality of power semiconductor devices; and an electrically insulative substrate formed integrally, comprising: a flat surface; at least one separation wall protruding from the flat surface and configured to separate the flat surface into a plurality of flat areas, wherein each of the flat areas is configured to receive one of the power semiconductor devices; and a flow channel inside the electrically insulative substrate for allowing a coolant flowing through to remove heat from the plurality of power semiconductor devices, wherein one power semiconductor device is fixed on a metal plate, the metal plate is installed on one of the flat areas, and the one flat area comprises a hole to realize direct contact between the coolant in the flow channel and the metal plate.

Assignees

Inventors

Classifications

  • Package configurations · CPC title

  • characterised by their shape, e.g. having conical or cylindrical projections · CPC title

  • H10W40/47Primary

    by flowing liquids, e.g. forced water cooling · CPC title

  • Electricity · mapped topic

  • Electricity · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10497642B2 cover?
The present disclosure relates to an integrated power semiconductor packaging apparatus and a power converter containing the integrated power semiconductor packaging apparatus. The integrated power semiconductor packaging apparatus comprises a plurality of power semiconductor devices and an electrically insulative substrate formed integrally. The electrically insulative substrate comprises a fl…
Who is the assignee on this patent?
Gen Electric
What technology area does this patent fall under?
Primary CPC classification H10W40/47. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Dec 03 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 5 related publications on this page (citations in our corpus or others sharing the same primary CPC).