Electronic Component Packaged in Component Carrier Serving as Shielding Cage
US-2018358302-A1 · Dec 13, 2018 · US
US10497642B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10497642-B2 |
| Application number | US-201815981975-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 17, 2018 |
| Priority date | May 17, 2017 |
| Publication date | Dec 3, 2019 |
| Grant date | Dec 3, 2019 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The present disclosure relates to an integrated power semiconductor packaging apparatus and a power converter containing the integrated power semiconductor packaging apparatus. The integrated power semiconductor packaging apparatus comprises a plurality of power semiconductor devices and an electrically insulative substrate formed integrally. The electrically insulative substrate comprises a flat surface, at least one separation wall protruding from the flat surface and a flow channel inside the electrically insulative substrate. The at least one separation wall is configured to separate the flat surface into a plurality of flat areas, and each of the plurality of flat areas is configured to receive one of the plurality of power semiconductor devices. The flow channel is configured for allowing a coolant flowing through to remove heat from the plurality of power semiconductor devices.
Opening claim text (preview).
The invention claimed is: 1. An integrated power semiconductor packaging apparatus, comprising: a plurality of power semiconductor devices; and an electrically insulative substrate formed integrally, comprising: a flat surface; at least one separation wall protruding from the flat surface and configured to separate the flat surface into a plurality of flat areas, wherein each of the flat areas is configured to receive one of the power semiconductor devices; and a flow channel inside the electrically insulative substrate for allowing a coolant flowing through to remove heat from the plurality of power semiconductor devices, wherein one power semiconductor device is fixed on a metal plate, the metal plate is installed on one of the flat areas, and the one flat area comprises a hole to realize direct contact between the coolant in the flow channel and the metal plate. 2. The apparatus of claim 1 , wherein the metal plate is installed on the one flat area through a fastener and a sealing ring. 3. The apparatus of claim 1 , wherein the electrically insulative substrate comprises a plastic material, a ceramic matrix composite material or a polymer matrix composite material. 4. The apparatus of claim 1 , wherein the electrically insulative substrate is formed by injection molding or additive manufacturing process. 5. The apparatus of claim 1 , wherein the coolant comprises deionized water. 6. The apparatus of claim 1 , wherein the flow channel is a serpentine channel. 7. The apparatus of claim 1 , wherein one of the power semiconductor devices comprises an insulated-gate bipolar transistor, a metal-oxide-semiconductor field-effect transistor, or a diode. 8. The apparatus of claim 1 , wherein one of the power semiconductor devices comprises a silicon carbide power semiconductor device or a gallium nitride power semiconductor device. 9. A power converter, comprising an integrated power semiconductor packaging apparatus, the integrated power semiconductor packaging apparatus comprising: a plurality of power semiconductor devices; and an electrically insulative substrate formed integrally, comprising: a flat surface; at least one separation wall protruding from the flat surface and configured to separate the flat surface into a plurality of flat areas, wherein each of the flat areas is configured to receive one of the power semiconductor devices; and a flow channel inside the electrically insulative substrate for allowing a coolant flowing through to remove heat from the plurality of power semiconductor devices, wherein one power semiconductor device is fixed on a metal plate, the metal plate is installed on one of the flat areas, and the one flat area comprises a hole to realize direct contact between the coolant in the flow channel and the metal plate.
Package configurations · CPC title
characterised by their shape, e.g. having conical or cylindrical projections · CPC title
by flowing liquids, e.g. forced water cooling · CPC title
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Answers are generated from the same data shown on this page.