Multifunction channelizer/DDC architecture for a digital receiver/exciter

US10491359B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10491359-B2
Application numberUS-201816123150-A
CountryUS
Kind codeB2
Filing dateSep 6, 2018
Priority dateJul 28, 2017
Publication dateNov 26, 2019
Grant dateNov 26, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A digital receiver includes a digital synthesizer that generates a local oscillating (LO) signal at a selected frequency, and a signal mixer that receives an input signal and generates a mixed output signal in response to shifting a phase of the input signal based on the frequency of the LO signal. A multi-mode dynamic channelizer is selectively operable in a first mode and a second mode. The first mode generates a plurality of individual channels having a channel size defined by a bandwidth and a gain, and the second mode generates a parallelization of a selected channel. In response to operating in the second mode, the multi-mode dynamic channelizer adjusts at least one of the bandwidth and the gain of the selected channel based on the mixed output signal to change the channel size of the selected channel.

First claim

Opening claim text (preview).

What is claimed is: 1. A digital receiver comprising: a multi-mode channelizer bank including an array of independent multi-mode dynamic channelizers; and a DDC/data packaging controller in signal communication with the multi-mode channelizer bank to receive at least one decimated baseband output signal, wherein the DDC/data packaging controller performs bit packaging and data tagging on the at least one decimated baseband output signal and generates a data signal indicating the bit packaging and data tagging performed on the at least one decimated baseband output signal. 2. The digital receiver of claim 1 , wherein the DDC/data packaging controller receives an individual decimated baseband output signal from each independent multi-mode dynamic channelize included in the multi-mode channelizer bank, and performs the bit packaging and data tagging on each individual decimated output signal to generate the data signal having additional decimation. 3. The digital receiver of claim 2 , further comprising a plurality of multi-mode dynamic channelizers, each of the multi-mode dynamic channelizer including an adaptive filter configured to bandpass different frequency channels. 4. The digital receiver of claim 3 , wherein each multi-mode dynamic channelizer included in the multi-mode dynamic channelizers is connected in a parallel with one another. 5. The digital receiver of claim 3 , wherein each multi-mode dynamic channelizer included in the multi-mode dynamic channelizers is arranged in a daisy-chain connection with one another. 6. A method of performing multi-mode channelization, the method comprising: outputting at least one decimated baseband output signal from a multi-mode channelizer bank including an array of independent multi-mode dynamic channelizers; performing, via a DDC/data packaging controller, bit packaging and data tagging on the at least one decimated baseband output signal; and outputting, via the DDC/data packaging controller, a data signal indicating the bit packaging and data tagging performed on the at least one decimated baseband output signal. 7. The method of claim 6 , further comprising: delivering individual decimated baseband output signals from each independent multi-mode dynamic channelize included in the multi-mode channelizer bank to the DDC/data packaging controller; and performing, via the DDC/data packaging controller, the bit packaging and data tagging on each of the individual decimated output signals to generate the data signal having additional decimation. 8. The method of claim 7 , further comprising bandpassing different frequency channels using a plurality of multi-mode dynamic channelizer. 9. The method of claim 8 , wherein each multi-mode dynamic channelizer among the plurality of multi-mode dynamic channelizers is connected in a parallel with one another. 10. The method of claim 8 , wherein each of the multi-mode dynamic channelizers included in the multi-mode dynamic channelizers is arranged in a daisy-chain connection with one another.

Assignees

Inventors

Classifications

  • Control channels or signalling for resource management · CPC title

  • the waves arriving at the antennas being continuous or intermittent and the phase difference of signals derived therefrom being measured · CPC title

  • arrayed along the focal line of a cylindrical focusing surface · CPC title

  • lens fed multibeam arrays · CPC title

  • Receivers · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10491359B2 cover?
A digital receiver includes a digital synthesizer that generates a local oscillating (LO) signal at a selected frequency, and a signal mixer that receives an input signal and generates a mixed output signal in response to shifting a phase of the input signal based on the frequency of the LO signal. A multi-mode dynamic channelizer is selectively operable in a first mode and a second mode. The f…
Who is the assignee on this patent?
Raytheon Co
What technology area does this patent fall under?
Primary CPC classification H04L5/06. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 26 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 10 related publications on this page (citations in our corpus or others sharing the same primary CPC).