System and method for anti-ambipolar heterojunctions from solution-processed semiconductors

US10491206B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10491206-B2
Application numberUS-201815897739-A
CountryUS
Kind codeB2
Filing dateFeb 15, 2018
Priority dateJan 9, 2015
Publication dateNov 26, 2019
Grant dateNov 26, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Van der Waals heterojunctions are extended to semiconducting p-type single-walled carbon nanotube (s-SWCNT) and n-type film that can be solution-processed with high spatial uniformity at the wafer scale. The resulting large-area, low-voltage p-n heterojunctions can exhibit anti-ambipolar transfer characteristics with high on/off ratios. The charge transport can be efficiently utilized in analog circuits such as frequency doublers and keying circuits that are widely used, for example, in telecommunication and wireless data transmission technologies.

First claim

Opening claim text (preview).

We claim: 1. A method, comprising: depositing a dielectric on a doped silicon wafer followed by solution deposition of an n-type oxide; and performing photolithography for: defining a source electrode; defining n-type channels using oxalic acid; defining a drain electrode; and defining p-type nanomaterial channels, where a p-n heterojunction is defined by an overlap of the n-type oxide and the p-type nanomaterial channels. 2. The method of claim 1 , where the p-type nanomaterial channels comprise semiconducting single-walled carbon nanotubes (s-SWCNT). 3. The method of claim 1 , further comprising immersing in N-methyl-2-pyrrolidone to further remove photoresist and other photolithography residues. 4. The method of claim 1 , where the n-type oxide comprises amorphous indium gallium zinc oxide (a-IGZO) thin films. 5. The method of claim 1 , where the source electrode comprises a Mo electrode. 6. The method of claim 1 , where the drain electrode comprises a Ti/Au electrode. 7. The method of claim 1 , where the p-type nanomaterial channels are defined with reactive ion etching (RIE). 8. The method of claim 1 , where the dielectric comprises hafnia. 9. The method of claim 1 , where the dielectric is deposited on a degenerately doped silicon wafer using atomic layer deposition. 10. A method, comprising: defining an n-type oxide, wherein the n-type oxide is priorly formed by a solution deposition process over a dielectric layer covering a doped silicon wafer; defining a source electrode connected with the n-type oxide; defining a p-type nanomaterial; defining a drain electrode connected with the p-type nanomaterial; and defining a p-n heterojunction by overlapping the n-type oxide and the p-type nanomaterial. 11. The method of claim 10 , where the gate-tunable p-n heterojunction comprises a p-type semiconducting single-walled carbon nanotube (s-SWCNT) of the p-type nanomaterial and an n-type oxide film of the n-type oxide. 12. The method of claim 11 , where the n-type oxide film is amorphous. 13. The method of claim 11 , where the s-SWCNTs and the n-type oxide film interact via van der Waals bonding. 14. The method of claim 10 , where the gate-tunable p-n heterojunction provides an anti-ambipolar transfer characteristic. 15. The method of claim 10 , further comprising providing a frequency doubler configured with a gate-tunable p-n heterojunction. 16. The method of claim 10 , where the p-type nanomaterial and the n-type oxide comprise at least one solution processed and one vapor deposited. 17. The method of claim 15 , wherein frequency doubling characteristics takes place when the gate-tunable p-n heterojunction is biased at a point of maximum current. 18. The method of claim 17 , wherein charge transport of opposite carrier types in series takes place at the p-n heterojunction. 19. The method of claim 1 , further comprising providing a frequency doubler configured with a gate-tunable p-n heterojunction biased at a point of maximum current. 20. The method of claim 19 , wherein charge transport of opposite carrier types in series takes place at the p-n heterojunction.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10491206B2 cover?
Van der Waals heterojunctions are extended to semiconducting p-type single-walled carbon nanotube (s-SWCNT) and n-type film that can be solution-processed with high spatial uniformity at the wafer scale. The resulting large-area, low-voltage p-n heterojunctions can exhibit anti-ambipolar transfer characteristics with high on/off ratios. The charge transport can be efficiently utilized in analog…
Who is the assignee on this patent?
Univ Northwestern
What technology area does this patent fall under?
Primary CPC classification H03K7/06. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 26 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).