Semiconductor device, control method of semiconductor device, and feeding system

US10491102B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10491102-B2
Application numberUS-201715466753-A
CountryUS
Kind codeB2
Filing dateMar 22, 2017
Priority dateApr 6, 2016
Publication dateNov 26, 2019
Grant dateNov 26, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Provided is a semiconductor device including: a first power source circuit that generates an output voltage supplied to a USB device coupled to a USB connector; an abnormality detection circuit that determines the state of a supply route of the output voltage generated by the first power source circuit; and a control circuit that controls supply of the output voltage from the first power source circuit to the USB device on the basis of a determination result of the abnormality detection circuit.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor device comprising: a first power source circuit that generates an output voltage supplied and supplies the output voltage through a power source line to a USB (Universal Serial Bus) device coupled to a USB connector; an abnormality detection circuit that determines the state of the power source line, which is a supply route of the output voltage generated by the first power source circuit, and a control circuit that controls supply and generation of the output voltage from the first power source circuit to the USB device on the basis of a determination result of the abnormality detection circuit. 2. The semiconductor device according to claim 1 , wherein in the case where an abnormality is detected as the determination result of the abnormality detection circuit, the control circuit stops the supply of the output voltage from the first power source circuit to the USB device. 3. The semiconductor device according to claim 1 , wherein in the case where a test voltage is applied, the abnormality detection circuit determines the state of the supply route on the basis of the state of a current or voltage flowing in the supply route. 4. The semiconductor device according to claim 3 , wherein the test voltage is set to be equal to or lower than the output voltage supplied to the USB device in a regular condition. 5. The semiconductor device according to claim 3 , wherein the first power source circuit generates the test voltage in accordance with an instruction. 6. The semiconductor device according to claim 1 , wherein a notification circuit that notifies an abnormality when the abnormality is detected as the determination result of the abnormality detection circuit is further provided. 7. The semiconductor device according to claim 1 , wherein the first power source circuit can variably set the voltage level of the output voltage in accordance with an instruction from the control circuit. 8. The semiconductor device according to claim 1 , wherein the first power source circuit is coupled to the USB device through a cable, wherein a second power source circuit for supplying a voltage to a device provided in the cable is further provided, and wherein the abnormality detection circuit further determines the state of the supply route of the voltage supplied from the second power source circuit. 9. The semiconductor device according to claim 1 , wherein a power source wiring includes the power source line VBUS, wherein the first power source circuit generates the output voltage and supplies the output voltage through the power source line VBUS to the USB device coupled to the USB connector, and wherein the abnormality detection circuit determines the state of the power source line VBUS, which is the supply route of the output voltage generated by the first power source circuit. 10. The semiconductor device according to claim 1 , wherein the abnormality detection circuit determines the state of the power line by determining whether or not a current flowing in or a voltage supplied to the power source line is abnormal or not, and outputs the determination result to the control circuit to control the supply of the output voltage. 11. A control method of a semiconductor device comprising: generating an output voltage and supplying the output voltage through a power source line to a USB (Universal Serial Bus) device coupled to a USB connector; determining the state of the power source line, which is a supply route of the generated output voltage, and controlling supply and generation of the output voltage from a first power source circuit supplied to the USB device on the basis of a determination result of the determining of the state of the power source line. 12. A feeding system comprising: a USB (Universal Serial Bus) connector; a first power source circuit that generates an output voltage and supplies the output voltage through a power source line to a USB device coupled to the USB connector; an abnormality detection circuit that determines the state of the power source line, which is a supply route of the output voltage generated by the first power source circuit, and a control circuit that controls supply and generation of the output voltage from the first power source circuit to the USB device on the basis of a determination result of the abnormality detection circuit.

Assignees

Inventors

Classifications

  • Fault detection by injection of an auxiliary voltage (same for detection of earth fault currents H02H3/17; for monitoring earth connection H02H5/105) · CPC title

  • responsive to excess current (responsive to abnormal temperature caused by excess current H02H5/04) · CPC title

  • G06F1/266Primary

    Arrangements to supply power to external peripherals either directly from the computer or under computer control, e.g. supply of power through the communication port, computer controlled power-strips · CPC title

  • for high frequency, e.g. RJ 45 · CPC title

  • H02M1/32Primary

    Means for protecting converters other than automatic disconnection · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10491102B2 cover?
Provided is a semiconductor device including: a first power source circuit that generates an output voltage supplied to a USB device coupled to a USB connector; an abnormality detection circuit that determines the state of a supply route of the output voltage generated by the first power source circuit; and a control circuit that controls supply of the output voltage from the first power source…
Who is the assignee on this patent?
Renesas Electronics Corp
What technology area does this patent fall under?
Primary CPC classification G06F1/266. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Nov 26 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).