Non-linear converter to linearize the non-linear output of measurement devices

US10476515B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10476515-B2
Application numberUS-201816167374-A
CountryUS
Kind codeB2
Filing dateOct 22, 2018
Priority dateJan 15, 2016
Publication dateNov 12, 2019
Grant dateNov 12, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A non-linear converter comprising a non-linear voltage divider having a plurality of resistors representing a non-linear transfer function, an analog multiplexer having analog multiplexer inputs coupled to the non-linear voltage divider and configured to output an analog multiplexer output, the analog multiplexer chooses one of the plurality of resistors based on a logic signal and the non-linear transfer function, an analog comparator having an analog comparator first input configured to receive an analog input voltage, an analog comparator second input configured to receive the analog multiplexer output and the analog comparator configured to output a comparator voltage output and a logic loop coupled to the analog comparator and configured to receive the comparator voltage output and configured to output the logic signal, wherein the logic signal represents a linearized digital word.

First claim

Opening claim text (preview).

What is claimed is: 1. A non-linear converter comprising: an electronic block configured to output an analog output based on a logic signal and a nonlinear transfer function; an analog comparator having an analog comparator first input configured to receive an analog input voltage, an analog comparator second input configured to receive said analog output, the analog comparator configured to output a comparator voltage output; and a logic loop coupled to said analog comparator and configured to receive said comparator voltage output and configured to output said logic signal, wherein said logic signal represents a linearized digital word. 2. The non-linear converter of claim 1 , wherein the electronic block further comprises a non-linear voltage divider having a plurality of resistors defining the non-linear transfer function. 3. The non-linear converter of claim 2 , wherein the electronic block further comprises an analog multiplexer having analog multiplexer inputs coupled to said non-linear voltage divider and configured to output the analog output. 4. The non-linear converter of claim 3 , further comprising; at least one lower bit extension resistor coupled to a lower end of said non-linear voltage divider; at least one lower bit extension transistor coupled in parallel with the at least one lower bit extension resistor, wherein at least one lower bit extension transistor gate is configured to receive at least one extension bit input; at least one upper bit extension resistor coupled to an upper end of said non-linear voltage divider; and at least one upper bit extension transistor coupled in parallel with the at least one upper bit extension resistor, wherein at least one upper bit extension transistor gate is configured to receive at least one complementary extension bit input. 5. The non-linear converter of claim 3 , wherein the non-linear voltage divider is configured to receive a voltage reference high input and the non-linear voltage divider is configured to receive a voltage reference low input. 6. The non-linear converter of claim 3 , wherein the non-linear voltage divider comprises p-doped poly resistors. 7. The non-linear converter of claim 3 , wherein the analog input voltage represents a measured temperature. 8. The non-linear converter of claim 3 , wherein the analog input voltage is from at least one of a diode, silicon bandgap temperature sensor, a resistance thermometer, a thermocouple, a thermistor and a thermopile. 9. The non-linear converter of claim 3 , wherein the analog input voltage represents a measured pressure. 10. The non-linear converter of claim 3 , wherein the analog input voltage is from at least one of a piezo-resistive sensor, a capacitive sensor, an inductive sensor, a hall effect sensor, an eddy current sensor, a piezoelectric sensor, an optical sensor and a potentiometric sensor. 11. The non-linear converter of claim 3 , wherein the analog input voltage represents a measured irradiance. 12. The non-linear converter of claim 1 , wherein the analog input voltage is from at least one of a photoconductive sensor, a photovoltaic sensor, a photodiode sensor, a phototransistor sensor and a CMOS image sensor. 13. The non-linear converter of claim 1 , wherein the analog input voltage represents a measured electrical power. 14. The non-linear converter of claim 1 , wherein the analog input voltage is from at least one of a current sensor, a voltage sensor and a power sensor. 15. The non-linear converter of claim 1 further comprising: at least one lower bit extension resistor coupled to a lower end of said non-linear voltage divider; at least one lower bit extension switch coupled in parallel with the at least one lower bit extension resistor, wherein the at least one lower bit extension switch is modulated by a first extension bit input; at least one upper bit extension resistor coupled to an upper end of said non-linear voltage divider; and at least one upper bit extension switch coupled in parallel with the at least one upper bit extension resistor, wherein the at least one upper bit extension switch is modulated by a first complementary extension bit input. 16. The non-linear converter of claim 15 , wherein the at least one lower bit extension resistor and the at least one upper bit extension resistor have similar resistivities. 17. The non-linear converter of claim 13 , wherein first extension bit input and the first complementary extension bit input have opposing signal levels. 18. A method of linearizing non-linear voltage response outputs comprising; receiving a non-linear voltage response indicative of a measured quantity; converting the non-linear voltage response to a digital output; and matching non-linear voltage response indicative of the measured quantity to a non-linear converter, wherein the non-linear voltage response of the measured quantity is a linearized digital word. 19. The method of linearizing non-linear voltage response outputs of claim 18 , wherein the matching non-linear voltage response is provided by a non-linear voltage divider having a plurality of resistors representing a non-linear transfer function in the non-linear converter. 20. The method of linearizing non-linear voltage response outputs of claim 18 , wherein a number of bits is extended by receiving a first signal to perform one of opening and shorting a series of bottom resistors at a low voltage; receiving a second signal to perform one of opening and shorting a series of top resistors at a high voltage; and extending the number of bits of a digital analog converter based on an output of the bottom resistors and the top resistors.

Assignees

Inventors

Classifications

  • H03M1/464Primary

    Non-linear conversion · CPC title

  • Thermometers with dedicated analog to digital converters · CPC title

  • using semiconducting elements having PN junctions (G01K7/02, G01K7/16, G01K7/30 take precedence) · CPC title

  • Calibration · CPC title

  • for modifying the output characteristic, e.g. linearising · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10476515B2 cover?
A non-linear converter comprising a non-linear voltage divider having a plurality of resistors representing a non-linear transfer function, an analog multiplexer having analog multiplexer inputs coupled to the non-linear voltage divider and configured to output an analog multiplexer output, the analog multiplexer chooses one of the plurality of resistors based on a logic signal and the non-line…
Who is the assignee on this patent?
Psemi Corp
What technology area does this patent fall under?
Primary CPC classification H03M1/464. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 12 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).