Source follower

US10476447B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10476447-B2
Application numberUS-201715810942-A
CountryUS
Kind codeB2
Filing dateNov 13, 2017
Priority dateDec 8, 2016
Publication dateNov 12, 2019
Grant dateNov 12, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A source follower with an input node and an output node includes a first transistor, a second transistor, and a DC (Direct Current) tracking circuit. The first transistor has a control terminal, a first terminal coupled to a first node, and a second terminal coupled to a second node. The second transistor has a control terminal, a first terminal coupled to a ground voltage, and a second terminal coupled to the first node. The DC tracking circuit sets the second DC voltage at the second node to a specific level. The specific level is determined according to the first DC voltage at the first node. The output node of the source follower is coupled to the first node.

First claim

Opening claim text (preview).

What is claimed is: 1. A source follower, comprising: a first transistor, comprising a control terminal, a first terminal coupled to an output node of the source follower, and a second terminal coupled to a DC (Direct Current) tracking circuit; and a second transistor, comprising a control terminal, a first terminal coupled to ground, and a second terminal coupled to the output node; wherein the DC tracking circuit is arranged for comparing a first voltage of the output node with a voltage to generate a control signal to a control terminal of a fourth transistor to provide a second voltage to the second terminal of the first transistor. 2. The source follower as claimed in claim 1 , wherein the second voltage is substantially equal to two times the first voltage. 3. The source follower as claimed in claim 1 , wherein the DC tracking circuit comprises an open-loop operational amplifier, a closed-loop operational amplifier, or a linear regulator. 4. The source follower as claimed in claim 1 , wherein an input node of the source follower is coupled to the control terminal of the first transistor, and a bias voltage is coupled to the control terminal of the second transistor. 5. The source follower as claimed in claim 4 , wherein the first transistor and the second transistor are NMOS transistors (N-type Metal-Oxide-Semiconductor Field-Effect Transistors). 6. The source follower as claimed in claim 1 , wherein the DC tracking circuit comprises: a first operational amplifier, comprising a first input terminal for receiving a first reference voltage, a second input terminal, and an output terminal; the fourth transistor, comprising the control terminal coupled to the output terminal of the first operational amplifier, and a second terminal coupled to a supply voltage; and a second operational amplifier, comprising a first input terminal for receiving the first reference voltage, a second input terminal for receiving a second reference voltage, and an output terminal coupled to an input node of the source follower. 7. The source follower as claimed in claim 6 , wherein the DC tracking circuit further comprises: a third transistor, comprising a control terminal coupled to the output terminal of the first operational amplifier, a first terminal, and a second terminal coupled to the supply voltage; wherein the fourth transistor further comprises a first terminal coupled to the first transistor. 8. The source follower as claimed in claim 7 , wherein the DC tracking circuit further comprises: a first resistor, coupled between the fifth node and the third node; and a second resistor, coupled between the third node and the ground voltage. 9. The source follower as claimed in claim 7 , wherein both the first voltage and the second reference voltage are equal to the first reference voltage. 10. The source follower as claimed in claim 7 , wherein the third transistor and the fourth transistor are NMOS transistors (N-type Metal-Oxide-Semiconductor Field-Effect Transistors). 11. The source follower as claimed in claim 7 , wherein a DC component of an output voltage at the output node of the source follower is fed back to the second reference voltage. 12. The source follower as claimed in claim 1 , wherein an input node of the source follower is coupled to the control terminal of the second transistor, and a bias voltage is coupled to the control terminal of the first transistor. 13. The source follower as claimed in claim 12 , wherein the first transistor and the second transistor are PMOS transistors (P-type Metal-Oxide-Semiconductor Field-Effect Transistors). 14. A source follower with an input node and an output node, comprising: a first transistor, wherein the first transistor has a control terminal, a first terminal coupled to a first node, and a second terminal coupled to a supply voltage; a second transistor, wherein the second transistor has a control terminal, a first terminal coupled to a second node, and a second terminal coupled to the first node; and a DC (Direct Current) tracking circuit, comparing a first voltage of the output node with a voltage to general a control signal to a control terminal of a fourth transistor to provide a second DC voltage at the second node to a specific level; wherein the output node of the source follower is coupled to the first node. 15. The source follower as claimed in claim 14 , wherein the second DC voltage is substantially equal to two times the first DC voltage minus the supply voltage. 16. The source follower as claimed in claim 14 , wherein the DC tracking circuit is implemented with an open-loop operational amplifier, a closed-loop operational amplifier, or a linear regulator. 17. The source follower as claimed in claim 14 , wherein the input node of the source follower is coupled to the control terminal of the first transistor, and a bias voltage is coupled to the control terminal of the second transistor. 18. The source follower as claimed in claim 17 , wherein the first transistor and the second transistor are NMOS transistors (N-type Metal-Oxide-Semiconductor Field-Effect Transistors). 19. The source follower as claimed in claim 14 , wherein the input node of the source follower is coupled to the control terminal of the second transistor, and a bias voltage is coupled to the control terminal of the first transistor. 20. The source follower as claimed in claim 19 , wherein the first transistor and the second transistor are PMOS transistors (P-type Metal-Oxide-Semiconductor Field-Effect Transistors).

Assignees

Inventors

Classifications

  • by using a signal derived from the output signal · CPC title

  • with field-effect devices (H03F3/195 takes precedence) · CPC title

  • H03F1/0233Primary

    by using a signal derived from the output signal, e.g. bootstrapping the voltage supply · CPC title

  • A non-specified detector of a signal envelope being used in an amplifying circuit · CPC title

  • Interface arrangements · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10476447B2 cover?
A source follower with an input node and an output node includes a first transistor, a second transistor, and a DC (Direct Current) tracking circuit. The first transistor has a control terminal, a first terminal coupled to a first node, and a second terminal coupled to a second node. The second transistor has a control terminal, a first terminal coupled to a ground voltage, and a second termina…
Who is the assignee on this patent?
Mediatek Inc
What technology area does this patent fall under?
Primary CPC classification H03F1/0233. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 12 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).