PSE CONTROLLER IN PoE SYSTEM DETECTS DIFFERENT PDs ON DATA PAIRS AND SPARE PAIRS
US-2015326403-A1 · Nov 12, 2015 · US
US10466768B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10466768-B2 |
| Application number | US-201715581977-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 28, 2017 |
| Priority date | Oct 30, 2014 |
| Publication date | Nov 5, 2019 |
| Grant date | Nov 5, 2019 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A power sourcing equipment (PSE) chip, and a Power over Ethernet (PoE) device and method are provided, which can determine a status that a peer end is connected to a powered device (PD) when four cable pairs are used to supply power. The PSE chip includes a channel controller, a first channel detector, and a second channel detector. The channel controller sends detection voltages along a first and a second groups of cable pairs in an Ethernet twisted pair; determines a first impedance and a second impedance according to the detection voltages and corresponding currents that are detected; and determines that a first group or a second group of cable pairs is connected to a valid PD according to the impedances and a preset range.
Opening claim text (preview).
What is claimed is: 1. A power sourcing equipment (PSE) chip, comprising: a channel controller; a first channel detector, configured to connect to a first group of cable pairs in an Ethernet twisted pair, and not to connect electrically to a second group of cable pairs in the Ethernet twisted pair; a second channel detector, configured to connect to the second group of cable pairs, and not to connect electrically to the first group of cable pairs; and a third channel detector, configured to connect to both the first group of cable pairs and the second group of cable pairs; wherein the channel controller is configured to: send, along the first group of cable pairs, a first detection voltage using the first channel detector, and send, along the second group of cable pairs, a second detection voltage using the second channel detector, wherein the first detection voltage and the second detection voltage are sent simultaneously; determine a first impedance according to the first detection voltage and a current that is detected by the first channel detector, and determine a second impedance according to the second detection voltage and a current that is detected by the second channel detector; supply power along only the first group of cable pairs when the first impedance falls within a preset range and the second impedance falls beyond the preset range; and supply power along only the second group of cable pairs when the second impedance falls within the preset range and the first impedance falls beyond the preset range; wherein the first channel detector is configured to: detect the current in the first group of cable pairs when the channel controller sends, along the first group of cable pairs, the first detection voltage using the first channel detector; wherein the second channel detector is configured to: detect the current in the second group of cable pairs when the channel controller sends, along the second group of cable pairs, the second detection voltage using the second channel detector; wherein the channel controller is further configured to: when both the first impedance and the second impedance fall within the preset range: send, along the first group of cable pairs and the second group of cable pairs, a third detection voltage using the third channel detector, and determine a total resistance according to the third detection voltage and a sum of currents that is detected by the third channel detector; and supply power using a trunk when both the first impedance and the second impedance fall within the preset range and the total resistance falls within a resistance value range, and supply power along the first group of cable pairs and the second group of cable pairs when the channel controller supplies power using the trunk; and wherein the third channel detector is further configured to: detect the sum of the current in the first group of cable pairs and the current in the second group of cable pairs when the channel controller sends, along the first group of cable pairs and the second group of cable pairs, the third detection voltage using the third channel detector. 2. The PSE chip according to claim 1 , wherein the channel controller is further configured to: supply power using a first branch and supply power using a second branch when both the first impedance and the second impedance fall within the preset range and the total resistance falls beyond the resistance value range, wherein power supply performed using the first branch is independent of power supply performed by using the second branch; and supply power along only the first group of cable pairs when power is supplied using the first branch, and supply power along only the second group of cable pairs when power is supplied using the second branch. 3. A method, comprising: sending, by a power sourcing equipment (PSE) chip, a first detection voltage through an Ethernet interface along a first group of cable pairs in an Ethernet twisted pair; detecting, by the PSE chip, a current in the first group of cable pairs when the first detection voltage is sent along the first group of cable pairs; determining, by the PSE chip, a first impedance according to the first detection voltage and the current in the first group of cable pairs that is detected when the first detection voltage is sent; sending, by the PSE chip, a second detection voltage through the Ethernet interface along a second group of cable pairs in the Ethernet twisted pair, wherein the first detection voltage and the second detection voltage are sent simultaneously; detecting, by the PSE chip, a current in the second group of cable pairs when the second detection voltage is sent along the second group of cable pairs; determining, by the PSE chip, a second impedance according to the second detection voltage and the current in the second group of cable pairs that is detected when the second detection voltage is sent; supplying, by the PSE chip, power along only the first group of cable pairs when the first impedance falls within a preset range and the second impedance falls beyond the preset range; or supplying power along only the second group of cable pairs when the second impedance falls within the preset range and the first impedance falls beyond the preset range; and when both the first impedance and the second impedance fall within the preset range, Performing the following: sending, by the PSE chip, a third detection voltage through the Ethernet interface along the first group of cable pairs and the second group of cable pairs; detecting, by the PSE chip, a sum of the current in the first group of cable pairs and the current in the second group of cable pairs when the third detection voltage is sent along the first group of cable pairs and the second group of cable pairs; determining, by the PSE chip, a total resistance according to the third detection voltage and the detected sum of the currents; supplying power, by the PSE chip, using a trunk when the total resistance falls within a resistance value range; and supplying power along the first group of cable pairs and the second group of cable pairs when the PSE chip supplies power using the trunk. 4. The method according to claim 3 , further comprising: supplying, by the PSE chip, power using a first branch and supplying power using a second branch when both the first impedance and the second impedance fall within the preset range and the total resistance is not within the resistance value range, wherein power supply performed using the first branch is independent of power supply performed using the second branch; and supplying power along only the first group of cable pairs when the PSE chip supplies power by using the first branch, and supplying power along only the second group of cable pairs when the PSE chip supplies power by using the second branch. 5. A power sourcing equipment (PSE) device, comprising: a PSE chip; and an Ethernet port; wherein: the Ethernet port is configured to connect to an Ethernet twisted pair; the PSE chip comprises a channel controller, a first channel detector, a second channel detector and a third channel detector; the first channel detector is configured to connect to a first group of cable pairs comprised in the Ethernet twisted pair via the Ethernet port, and not to connect electrically to a second group of cable pairs comprised in the Ethernet twisted pair; the second channel detector is configured to connect to the second group of cable pairs via the Ethernet port, and not to connect electrically to the first group of cable pairs; and the third channel detector is configured to connect to both the first group of cable pairs and the second group of cable pairs via the Ethernet port; the channel controller is configured to: send, along the first gr
by lowering the supply or operating voltage · CPC title
by using a plurality of communication lines · CPC title
Current supply arrangements · CPC title
Arrangements to supply power to external peripherals either directly from the computer or under computer control, e.g. supply of power through the communication port, computer controlled power-strips · CPC title
Monitoring remote activity, e.g. over telephone lines or network connections · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.