Receiving system and method for processing digital broadcast signal in the receiving system
US-2018167636-A1 · Jun 14, 2018 · US
US10461890B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10461890-B2 |
| Application number | US-201815891265-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 7, 2018 |
| Priority date | Feb 8, 2017 |
| Publication date | Oct 29, 2019 |
| Grant date | Oct 29, 2019 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The present disclosure relates to a pre-5th-Generation (5G) or 5G communication system for supporting higher data rates Beyond 4th-Generation (4G) communication systems such as Long Term Evolution (LTE). A method for operating a receiver in a wireless communication system may include: receiving a signal from a transmitter; performing Integer Forcing (IF) equalization on the received signal; determining a log LikeLihood Ratio (LLR) value of each bit by using a posteriori probability of each bit for the signal determined based on an equalization matrix and a likelihood value for the signal; and decoding the signal by using the LLR value.
Opening claim text (preview).
What is claimed is: 1. A method for operating a device in a wireless communication system, the method comprising: applying an integer forcing (IF) equalization to a received signal to obtain an equalized signal; determining a log likelihood ratio (LLR) value of a bit in a symbol of the equalized signal based on a posteriori probability (APP) of other bits in the symbol of the equalized signal and a likelihood function for the equalized signal; obtaining the symbol of the equalized signal based on LLR values of a plurality of bits in the symbol of the equalized signal including the LLR value of the bit; and obtaining a symbol of the received signal from the symbol of the equalized signal. 2. The method of claim 1 , wherein the determining of the LLR value of the bit comprises determining, based on an APP of a first bit in the symbol of the equalized signal, an APP of a first bit in the symbol of the received signal. 3. The method of claim 2 , wherein the determining of the LLR value of the bit comprises determining, based on the APP of the first bit in the symbol of the received signal, an APP of other bits in the symbol of the received signal. 4. The method of claim 3 , wherein the determining of the LLR value of the bit comprises determining, based on the APP of the other bits in the symbol of the received signal, the APP of the other bits in the symbol of the equalized signal. 5. The method of claim 1 wherein the determining of the LLR value of the bit comprises determining, based on the APP of the other bits in the symbol of the equalized signal, an APP of the bit in the symbol of the equalized signal. 6. The method of claim 5 , wherein the determining of the LLR value of the bit comprises determining, based on the APP of the bit in the symbol of the equalized signal, the LLR value of the bit. 7. The method of claim 1 , further comprising: obtaining a codeword for the plurality of bits, wherein symbols of the received signal comprising the symbol of the received signal are generated based on the plurality of bits, and wherein the codeword for the plurality of bits corresponds to an input to another device transmitting a signal corresponding to the received signal. 8. The method of claim 7 , wherein the plurality of bits are applied with a natural labeling, in which bit values are mapped with constellation points such that values represented by the bits increase by 1 in an order of constellation points in a same domain. 9. The method of claim 1 , wherein the symbol of the received signal is identified by applying an inverse of an integer matrix associated with an equalization matrix for the IF equalization to the symbol of the equalized signal. 10. A device in a wireless communication system, the device comprising: a transceiver; and at least one processor operatively coupled with the transceiver, wherein the at least one processor is configured to control to: apply an integer forcing (IF) equalization to a received signal to obtain an equalized signal, determine a log likelihood ratio (LLR) value of a bit in a symbol of the equalized signal based on a posteriori probability (APP) of other bits in the symbol of the equalized signal and a likelihood function for the equalized signal, obtain the symbol of the equalized signal based on LLR values of a plurality of bits in the symbol of the equalized signal including the LLR value of the bit, and obtain a symbol of the received signal from the symbol of the equalized signal. 11. The device of claim 10 , wherein the at least one processor is configured to control to determine, based on an APP of a first bit in the symbol of the equalized signal, an APP of a first bit in the symbol of the received signal. 12. The device of claim 11 , wherein the at least one processor is configured to control to determine, based on the APP of the first bit in the symbol of the received signal, an APP of other bits in the symbol of the received signal. 13. The device of claim 12 , wherein the at least one processor is configured to control to determine, based on the APP of the other bits in the symbol of the received signal, the APP of the other bits in the symbol of the equalized signal. 14. The device of claim 10 , wherein the at least one processor is configured to control to determine, based on the APP of the other bits in the symbol of the equalized signal, an APP of the bit in the symbol of the equalized signal. 15. The device of claim 14 , wherein the at least one processor is configured to control to determine, based on the APP of the bit in the symbol of the equalized signal, the LLR value of the bit. 16. The device of claim 10 , wherein the at least one processor is further configured to obtain a codeword for the plurality of bits, wherein symbols of the received signal comprising the symbol of the received signal are generated based on the plurality of bits, and wherein the codeword for the plurality of bits corresponds to an input to another device transmitting a signal corresponding to the received signal. 17. The device of claim 16 , wherein the plurality of bits are applied with a natural labeling, in which bit values are mapped with constellation points such that values represented by the bits increase by 1 in an order of constellation points in a same domain. 18. The device of claim 10 , wherein the symbol of the received signal is identified by applying an inverse of an integer matrix associated with an equalization matrix for the IF equalization to the symbol of the equalized signal.
Demodulator circuits; Receiver circuits · CPC title
QAM · CPC title
Arrangements at the receiver end · CPC title
Equalisers {(baseband equalizers at the transmitter end H04L25/03343; in analogue transmission systems H04B3/04, H04B7/005)} · CPC title
providing soft decisions, i.e. decisions together with an estimate of reliability (H04L25/068 and H04L25/069 take precedence; sequence estimation techniques H04L25/03178) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.