Dynamic thermal compensation in a power amplifier

US10447222B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10447222-B2
Application numberUS-201815921843-A
CountryUS
Kind codeB2
Filing dateMar 15, 2018
Priority dateSep 7, 2017
Publication dateOct 15, 2019
Grant dateOct 15, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Dynamic error vector magnitude (EVM) compensation is accomplished for radio frequency (RF) power amplifiers (PAs) which experience EVM distortion from thermal settling. Thermal settling causes gain changes in the PAs, and systems, apparatuses, and methods of the present disclosure compensate for known thermal transients of PAs.

First claim

Opening claim text (preview).

What is claimed is: 1. A radio frequency (RF) circuit comprising: an RF power amplifier (PA) configured to receive and amplify an RF input signal to provide an RF output signal; an amplifier bias circuit configured to selectively enable and disable the RF PA using an amplifier bias signal; and a dynamic error vector magnitude (EVM) controller coupled to the amplifier bias circuit and configured to adjust the amplifier bias signal to compensate for a dynamic thermal response of the RF PA during a settling time when the RF PA transitions from being disabled to being enabled. 2. The RF circuit of claim 1 , wherein the dynamic EVM controller is further configured to adjust the amplifier bias signal based on a duration in which the RF PA is enabled. 3. The RF circuit of claim 1 , wherein the dynamic EVM controller is further configured to adjust the amplifier bias signal based on a power level of the RF PA. 4. The RF circuit of claim 1 , wherein the dynamic EVM controller is further configured to adjust the amplifier bias signal based on a power level of the RF input signal. 5. The RF circuit of claim 1 , wherein the dynamic EVM controller is further configured to adjust the amplifier bias signal to compensate for a dynamic thermal response of a past enable cycle of the RF PA. 6. The RF circuit of claim 5 , wherein the dynamic EVM controller sums a residual thermal compensation from the past enable cycle of the RF PA with a current compensation for the dynamic thermal response of the RF PA. 7. The RF circuit of claim 1 , wherein: the dynamic EVM controller comprises a lookup table which adjusts the amplifier bias signal for an exponential thermal slewing of the RF output signal during the settling time. 8. The RF circuit of claim 7 , wherein the dynamic EVM controller is further configured to produce a bias adjustment signal which is combined with the amplifier bias signal and includes an exponential approximation of the exponential thermal slewing of the RF output signal. 9. The RF circuit of claim 8 , wherein the bias adjustment signal is realized using digital circuit components. 10. The RF circuit of claim 8 , wherein the bias adjustment signal is realized using analog circuit components. 11. The RF circuit of claim 8 , wherein the bias adjustment signal combines two or more exponential component signals. 12. A power amplifier (PA) system, comprising: a PA comprising a first amplification stage and configured to be cycled between enabled and disabled; an amplifier bias circuit coupled to the first amplification stage; and a dynamic error vector magnitude (EVM) controller coupled to the amplifier bias circuit and configured to supply a first bias adjustment signal; wherein: the first bias adjustment signal is combined with a first bias signal to produce a first bias output signal; the first bias output signal is coupled to a bias input of the first amplification stage; and the first bias adjustment signal is configured to compensate for a thermal distortion of the first amplification stage. 13. The PA system of claim 12 , wherein: the dynamic EVM controller comprises a lookup table; and the lookup table controls generation of the first bias adjustment signal. 14. The PA system of claim 13 , wherein the lookup table controls generation of the first bias adjustment signal based on a power level of the first amplification stage. 15. The PA system of claim 13 , wherein: the lookup table stores a characteristic of a past PA enable cycle; and the lookup table controls generation of the first bias adjustment signal based on a characteristic of a current PA enable cycle and the characteristic of the past PA enable cycle. 16. The PA system of claim 12 , wherein the dynamic EVM controller produces the first bias output signal by summing a past bias adjustment signal and the first bias adjustment signal. 17. The PA system of claim 12 , wherein the PA further comprises a second amplification stage in series with the first amplification stage. 18. The PA system of claim 17 , wherein: the dynamic EVM controller is further configured to supply a second bias adjustment signal; the second bias adjustment signal is combined with a second bias signal to produce a second bias output signal; the second bias output signal is coupled to a bias input of the second amplification stage; and the second bias adjustment signal is configured to compensate for a thermal distortion of the second amplification stage. 19. The PA system of claim 18 , wherein the first bias adjustment signal is based on distinct characteristics from the second bias adjustment signal. 20. The PA system of claim 12 , wherein the first bias adjustment signal is combined with the first bias signal in an analog circuit.

Assignees

Inventors

Classifications

  • by using a signal derived from the input signal · CPC title

  • in modulators, frequency-changers, transmitters or power amplifiers · CPC title

  • Modifications of amplifiers to reduce influence of variations of temperature or supply voltage {or other physical parameters (in differential amplifiers H03F3/45479)} · CPC title

  • the output amplifying stage of an amplifier comprising two power stages · CPC title

  • being temperature · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10447222B2 cover?
Dynamic error vector magnitude (EVM) compensation is accomplished for radio frequency (RF) power amplifiers (PAs) which experience EVM distortion from thermal settling. Thermal settling causes gain changes in the PAs, and systems, apparatuses, and methods of the present disclosure compensate for known thermal transients of PAs.
Who is the assignee on this patent?
Qorvo Us Inc
What technology area does this patent fall under?
Primary CPC classification H03G3/20. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Oct 15 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).