Layered software architecture model for translation of assembler language to target language

US10445078B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10445078-B2
Application numberUS-201715582619-A
CountryUS
Kind codeB2
Filing dateApr 29, 2017
Priority dateApr 29, 2017
Publication dateOct 15, 2019
Grant dateOct 15, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The present invention is a multi-layer computer architecture which separately extracts ALC business and logical functions and data. The architecture creates a Java object model or other target language object model which allows comparison of ALC data with target language data to verify logical processes. These object models can be directly traced back to the legacy ALC. The data model is automatically generated from a scan of the ALC and leverages generic patterns which can be reused to generate Java representations of other legacy code bases.

First claim

Opening claim text (preview).

What is claimed is: 1. A computer system configured as layered data model apparatus comprised of: a plurality of ALC data structures including CSECT and DSECT data structures, wherein each of said CSECT files and each of said plurality of DSECT files is accessed through a register having based/displacement address handling; and a TRL engine which includes a plurality of TRL registers having based/displacement address handling. 2. The layered data model apparatus of claim 1 , wherein said layered data model further includes a TRL engine which computes an effective address for ALC to TRL translation functions. 3. The layered data model apparatus of claim 2 , wherein said layered data model further includes a TRL engine which handles indirect addresses. 4. The layered model apparatus of claim 3 , wherein said indirect address may be associated with a Data Item, which is not a register. 5. The layered data model apparatus of claim 1 wherein said layered data model further includes an Extraction Tool which performs functions to scan said run of ALC code to capture ALC constructs in extraction data structures. 6. The layered data model apparatus of claim 1 , wherein said extraction data structures are instances of Java classes, wherein said Java classes include functions to extract ALC data and instantiate object oriented data structures. 7. The layered data model apparatus of claim 6 , wherein said Java classes abstract ALC data, including type and value, instructions, and flow control variables and translates said data to object oriented data structures. 8. The layered data model apparatus of claim 7 wherein said Extraction Tool translates said elements of said object oriented data structures to at least one Java data structure. 9. The layered data model apparatus of claim 8 which further includes Java objects layer, which are serialized <CSECT>.dat, <DSECT>.dat and <GateVars>.dat as output files. 10. The layered data model apparatus of claim 6 , wherein said Extraction Tool uses a computer based language recognition grammar tool which describes ALC syntax. 11. The layered data model apparatus of claim 7 wherein said Extraction tool collects data declarations selected from a group consisting of CSECT, DSECT and gate variables for flow control including self-modified variables, and transforms said data declarations into Java objects. 12. The layered data model apparatus of claim 1 wherein said grammar tool is ANTLR. 13. The layered data model apparatus of claim 1 which further includes at least one object oriented data structure which stores data declarations selected from consisting of CSECT, DSECT and gate variables for flow control including self-modified variables. 14. The layered data model apparatus of claim 1 which further includes a data storage area for storing labels pointing to the same memory address for instructions, wherein said labels pointing to the same memory address can be used interchangeably. 15. The layered data model apparatus of claim of 1 , which further includes ALC listing data structures which are input to said Extraction Tool. 16. The layered data model apparatus of claim 1 wherein said ACL listing objects are Java structures for abstracting any legacy mainframe assembler code. 17. The layered data model apparatus of claim 1 which includes a Translator tool which separately translates each of said ALC subprograms into TRL independently. 18. The layered data model apparatus of claim 1 which further includes a plurality of ALC functions, wherein each of said ALC functions has an interface definition. 19. The layered data model apparatus of claim 1 which further includes an Analyzer which generates interface rules to define the actual return points. 20. The layered data model apparatus of claim 1 which further includes a Translator which performs functions to create a Control Flow Graph (CFG) for translating ALC to TRL. 21. The layered data model apparatus of claim 20 wherein said Translator node clusters that represent structured patterns and replaces said node clusters with nodes that represent the detected patterns. 22. The layered data model apparatus of claim 21 wherein said Translator separately translates each of a plurality of sub-programs into TRL. 23. The layered data model apparatus of claim 20 wherein said Translator performs functions to turn imperfect patterns into perfect patterns. 24. The layered data model apparatus of claim 20 wherein said Translator performs functions for detection and elimination of fake loops. 25. The layered data model apparatus of claim 20 wherein said Translator detects ALC code blocks that have business meanings. 26. The layered data model apparatus of claim 1 wherein said Analyzer performs a function to identify self-modifying code and creates a self-modifying code data structure which stores self-modifying code instructions. 27. The layered data model apparatus of claim 1 which further includes configuration rules stored in configuration files. 28. The layered data model apparatus of claim 1 , which further includes Java data structures selected from a group consisting of DataItem, Storage, DataType, DataSet and DataField deserialized from data files from a Data Definition-Data extraction tool. 29. The layered data model apparatus of claim 1 which includes TRL files having a public subroutine which is called by the subroutines in other TRL files. 30. The layered data model apparatus of claim 1 , which further includes Java class implementations for performing data dumps in the same format of binary byte data file for mainframe ALC run in TRL. 31. The layered data model apparatus of claim 1 , which further includes Java class implementations for creating TRL rules to emulate ALC commands. 32. The layered data model apparatus of claim 1 , which is a two-layer software architecture. 33. The layered data model apparatus of claim 1 , which is a five-layer data architecture.

Assignees

Inventors

Classifications

  • Dependency analysis; Data or control flow analysis · CPC title

  • G06F8/447Primary

    Target code generation · CPC title

  • Runtime code conversion or optimisation · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10445078B2 cover?
The present invention is a multi-layer computer architecture which separately extracts ALC business and logical functions and data. The architecture creates a Java object model or other target language object model which allows comparison of ALC data with target language data to verify logical processes. These object models can be directly traced back to the legacy ALC. The data model is automa…
Who is the assignee on this patent?
Wang Jian, Yu Zhenqiang, Cheng Yan, and 1 more
What technology area does this patent fall under?
Primary CPC classification G06F8/447. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Oct 15 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).