Data storage device

US10437737B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10437737-B2
Application numberUS-201815869867-A
CountryUS
Kind codeB2
Filing dateJan 12, 2018
Priority dateJun 27, 2017
Publication dateOct 8, 2019
Grant dateOct 8, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A data storage device includes a flash memory and a flash memory controller. The flash memory controller operates the flash memory to store data, and stores a mapping table to record the mapping information between a plurality of logical addresses and a plurality of physical addresses of the flash memory. The mapping table is divided into a plurality of groups. Some of the groups are categorized into a first type of trim group and some of the logical addresses of each of the groups of the first type of trim group are included in a trim command. The flash memory controller performs the trim on the groups of the first type of trim group.

First claim

Opening claim text (preview).

What is claimed is: 1. A data storage device, comprising: a flash memory; and a flash memory controller, operating the flash memory to store data, storing a mapping table to record mapping information of a plurality of physical addresses of the flash memory and a plurality of logical addresses, and dividing the mapping table into a plurality of groups; wherein: a portion of the groups is first-type trim groups, a portion of the logical addresses recorded by each group of first-type trim groups are included by a trim command, and the flash memory controller performs trimming on the first-type trim groups; wherein: a portion of the groups is second-type trim groups, all of the logical addresses recorded by each group of second-type trim groups are included by a trim command. 2. The data storage device as claimed in claim 1 , wherein: after the first-type trim groups have been trimmed, the flash memory controller performs trimming on the second-type trim groups. 3. The data storage device as claimed in claim 1 , wherein: when the data storage device is required to enter into a power-saving mode or a background mode, the flash memory controller performs trimming on the second-type trim groups. 4. The data storage device as claimed in claim 1 , wherein: the size of each of the groups is fixed. 5. The data storage device as claimed in claim 1 , wherein: the flash memory controller further comprises a look-up table to record each of the second-type trim groups. 6. The data storage device as claimed in claim 5 , wherein: an index is utilized by the flash memory controller to point out a record of the look-up table. 7. The data storage device as claimed in claim 1 , wherein: the flash memory controller further records an amount of second-type trim groups. 8. The data storage device as claimed in claim 1 , wherein: when the flash memory controller receives a read command, the flash memory controller outputs a target data whose value is “0” if a target logical address of the read command belongs to the second-type trim groups. 9. The data storage device as claimed in claim 1 , wherein: when the flash memory controller receives a write command, the flash memory controller performs trimming on some of the groups if a target logical address of the read command belongs to some groups of the second-type trim groups. 10. A data storage device, comprising: a flash memory; and a flash memory controller, operating the flash memory to store data, storing a mapping table to record mapping information of a plurality of physical addresses of the flash memory and a plurality of logical addresses, and dividing the mapping table into a plurality of groups, wherein a portion of the groups is second-type trim groups, all of the logical addresses recorded by each group of second-type trim groups are included by a trim command; wherein: when a garbage collection process is executed, if valid data of a source block belongs to some groups of the second-type trim groups, the flash memory controller performs trimming on some of the groups; wherein: after the flash memory controller performs trimming on some of the groups, the flash memory controller does not move the valid data to a target block. 11. The data storage device as claimed in claim 10 , wherein: the source block has a least valid data, a longest developing time, a highest erase number or a highest read number. 12. The data storage device as claimed in claim 10 , wherein: the source block is selected from a resource block pool.

Assignees

Inventors

Classifications

  • Logical to physical mapping or translation of blocks or pages · CPC title

  • Cleaning, compaction, garbage collection, erase control · CPC title

  • Reconfiguration of flash memory system · CPC title

  • in block erasable memory, e.g. flash memory · CPC title

  • Virtual address space management · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10437737B2 cover?
A data storage device includes a flash memory and a flash memory controller. The flash memory controller operates the flash memory to store data, and stores a mapping table to record the mapping information between a plurality of logical addresses and a plurality of physical addresses of the flash memory. The mapping table is divided into a plurality of groups. Some of the groups are categorize…
Who is the assignee on this patent?
Silicon Motion Inc
What technology area does this patent fall under?
Primary CPC classification G06F12/0246. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Oct 08 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).