Clock generation circuit and voltage generation circuit including the clock generation circuit
US-2024235560-A1 · Jul 11, 2024 · US
US10432202B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10432202-B2 |
| Application number | US-201715707788-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 18, 2017 |
| Priority date | Jan 30, 2014 |
| Publication date | Oct 1, 2019 |
| Grant date | Oct 1, 2019 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Systems and methods are provided for detection and compensation of frequency drifts. Frequency related information may be determined for each of one or more channels in an input signal, and a frequency drift may be determined based on the determined frequency related information of the one or more channels. Frequency related adjustments may be determined based on the frequency drift, and the frequency related adjustments may be applied to different circuits used during one or more of: receiving of the input signal, processing of the input signal, processing of an intermediate signal generated based on the processing of the input signal, and generating of an output signal corresponding to the input signal. Applying the frequency related adjustments may be configured to meet one or more criteria.
Opening claim text (preview).
What is claimed: 1. A system comprising: a processing circuit operable to: determine a frequency drift for an input signal; determine based on said frequency drift, one or more frequency related adjustments, wherein said one or more frequency related adjustments are configured to independently adjust at least two different characteristics of at least one circuit; and apply said one or more frequency related adjustments to different circuits used during one or more of: receiving of said input signal, processing of said input signal, processing of an intermediate signal generated based on said processing of said input signal, and generating of an output signal corresponding to said input signal; wherein said applying of said one or more frequency related adjustments is configured to meet one or more criteria. 2. The system of claim 1 , wherein said processing circuit is operable to determine said frequency drift based on analysis of an intermediate signal generated during processing of said input signal. 3. The system of claim 2 , wherein said processing circuit is operable to process said intermediate signal to make it suitable for said analysis. 4. The system of claim 3 , wherein said processing of said intermediate signal comprises applying signal spectrum estimation and conversion to frequency domain. 5. The system of claim 1 , wherein said processing circuit is operable to determine for each of one or more channels in said input signal at least one of an upper edge frequency, a lower edge frequency, and a center frequency. 6. The system of claim 1 , wherein said one or more criteria comprise synchronizing applying said one or more frequency related adjustments to said different circuits. 7. The system of claim 1 , wherein said processing circuit is operable to: determine frequency related information for each of one or more channels in said input signal; and determine said frequency drift based on said determined frequency related information. 8. The system of claim 7 , wherein said processing circuit is operable to determine said frequency related information for at least one channel from said one or more channels in said input signal based on at least one of a center frequency, an upper edge frequency, and a lower edge frequency associated with said at least one channel. 9. The system of claim 7 , wherein said frequency related information comprise a frequency offset. 10. The system of claim 9 , wherein said processing circuit is operable to determine said frequency offset for each of said one or more channels in said input signal. 11. The system of claim 10 , wherein said processing circuit is operable to determine an overall frequency offset for said input signal based on determined frequency offsets for all of said one or more channels in said input signal. 12. A method comprising: determining a frequency drift for an input signal; determining, based on said frequency drift, one or more frequency related adjustments, wherein said one or more frequency related adjustments are configured to independently adjust at least two different characteristics associated with a single processing component or function used during handling said input signal; and applying of said one or more frequency related adjustments to one or more of: receiving of said input signal, processing of said input signal, processing of an intermediate signal generated based on said processing of said input signal, and generating of an output signal corresponding to said input signal; wherein said applying of said one or more frequency related adjustments is configured to meet one or more criteria. 13. The method of claim 12 , comprising determining said frequency drift based on analysis of an intermediate signal generated during said processing of said input signal. 14. The method of claim 13 , comprising processing said intermediate signal to make it suitable for said analysis. 15. The method of claim 14 , comprising applying, during said processing of said intermediate signal, signal spectrum estimation and conversion to frequency domain. 16. The method of claim 12 , comprising determining for each of one or more channels in said input signal at least one of an upper edge frequency, a lower edge frequency, and a center frequency. 17. The method of claim 12 , wherein said one or more frequency related adjustments comprise at least one adjustment relating to optimizing capturing at least one of said one or more channels, for inclusion in said output signal. 18. The method of claim 12 , wherein said one or more criteria comprise synchronizing applying said one or more frequency related adjustments. 19. The method of claim 12 , comprising: determining frequency related information for each of one or more channels in said input signal; and determining said frequency drift based on said determined frequency related information. 20. The method of claim 19 , comprising determining said frequency related information for at least one channel from said one or more channels in said input signal based on at least one of a center frequency, an upper edge frequency, and a lower edge frequency associated with said at least one channel. 21. The method of claim 20 , comprising determining said frequency offset for each of said one or more channels in said input signal. 22. The method of claim 19 , wherein said frequency related information comprise a frequency offset. 23. The method of claim 22 , comprising determining an overall frequency offset for said input signal based on said determined frequency offsets for all of said one or more channels in said input signal.
Related publications grouped by family.
Answers are generated from the same data shown on this page.