Polarization splitters based on stacked waveguides

US10429581B1 · US · B1

Patent metadata
FieldValue
Publication numberUS-10429581-B1
Application numberUS-201816189125-A
CountryUS
Kind codeB1
Filing dateNov 13, 2018
Priority dateNov 13, 2018
Publication dateOct 1, 2019
Grant dateOct 1, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Structures for a polarization splitter and methods of forming a polarization splitter. A multi-mode interference region includes a first waveguide and a second waveguide arranged in a stack over the first waveguide. First and second input ports are connected with the multi-mode interference region. First and second output ports are connected with the multi-mode interference region.

First claim

Opening claim text (preview).

What is claimed is: 1. A structure for a polarization splitter, the structure comprising: a multi-mode interference region including a first waveguide and a second waveguide arranged in a first stack over the first waveguide; a first input port and a second input port connected with the multi-mode interference region; and a first output port and a second output port connected with the multi-mode interference region. 2. The structure of claim 1 wherein the first input port and the second input port each include a third waveguide and a fourth waveguide in a second stack over the third waveguide. 3. The structure of claim 2 wherein the first output port and the second output port each include a fifth waveguide and a sixth waveguide over the fifth waveguide. 4. The structure of claim 2 wherein the third waveguide of the first input port and the third waveguide of the second input port are directly connected with the first waveguide of the multi-mode interference region. 5. The structure of claim 4 wherein the fourth waveguide of the first output port and the fourth waveguide of the second output port are directly connected with the second waveguide of the multi-mode interference region. 6. The structure of claim 4 wherein the fourth waveguide of the first input port and the fourth waveguide of the second input port are directly connected with the second waveguide of the multi-mode interference region. 7. The structure of claim 2 wherein the first waveguide has a first width, the second waveguide has a second width that is less than the first width, the third waveguide has a third width, and the fourth waveguide has a fourth width that is less than the third width. 8. The structure of claim 2 further comprising: a first dielectric layer and a second dielectric layer arranged between the first waveguide and the second waveguide and arranged between the third waveguide and the fourth waveguide, wherein the first dielectric layer is comprised of an oxide of silicon, and the second dielectric layer is comprised of silicon nitride. 9. The structure of claim 1 wherein the first output port and the second output port each include a third waveguide and a fourth waveguide in a second stack over the third waveguide. 10. The structure of claim 9 wherein the third waveguide of the first output port and the third waveguide of the second output port are directly connected with the second waveguide of the multi-mode interference region. 11. The structure of claim 1 wherein the first waveguide has a first width, and the second waveguide has a second width that is less than the first width. 12. The structure of claim 1 wherein the first waveguide has a first width, and the second waveguide has a second width that is greater than the first width. 13. The structure of claim 1 wherein the first waveguide is comprised of single-crystal silicon, and the second waveguide is comprised of silicon nitride. 14. The structure of claim 1 wherein the first input port and the second input port are symmetrically arranged relative to the first output port and the second output port. 15. The structure of claim 1 further comprising: a first dielectric layer and a second dielectric layer arranged between the first waveguide and the second waveguide, wherein the first dielectric layer is comprised of an oxide of silicon, and the second dielectric layer is comprised of silicon nitride. 16. A method of forming a structure for a polarization splitter, the method comprising: forming a multi-mode interference region including a first waveguide and a second waveguide arranged in a first stack over the first waveguide; forming a first input port and a second input port connected with the multi-mode interference region; and forming a first output port and a second output port connected with the multi-mode interference region. 17. The method of claim 16 wherein the first input port and the second input port each include a third waveguide and a fourth waveguide in a second stack over the third waveguide, and the first waveguide of the multi-mode interference region, the third waveguide of the first input port, and the third waveguide of the second input port are concurrently patterned from a layer of single-crystal silicon. 18. The method of claim 17 wherein the third waveguide of the first input port and the third waveguide of the second input port are directly connected with the first waveguide of the multi-mode interference region, and the fourth waveguide of the first input port and the fourth waveguide of the second input port are directly connected with the second waveguide of the multi-mode interference region. 19. The method of claim 16 wherein the first output port and the second output port each include a third waveguide and a fourth waveguide in a second stack over the third waveguide, and the first waveguide of the multi-mode interference region, the second waveguide of the multi-mode interference region, the fourth waveguide of the first output port, and the fourth waveguide of the second output port are concurrently patterned from a layer of silicon nitride. 20. The method of claim 19 wherein the third waveguide of the first output port and the third waveguide of the second output port are directly connected with the first waveguide of the multi-mode interference region, and the fourth waveguide of the first output port and the fourth waveguide of the second output port are directly connected with the second waveguide of the multi-mode interference region.

Assignees

Inventors

Classifications

  • using polarisation effects {(G02B6/1226 takes precedence)} · CPC title

  • based on multimode interference effect, i.e. self-imaging · CPC title

  • operating by modal interference or beating, i.e. of transverse modes, e.g. zero-gap directional coupler, MMI · CPC title

  • forming wavelength selective elements, e.g. multiplexer, demultiplexer · CPC title

  • Integrated optical circuits characterised by the manufacturing method · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10429581B1 cover?
Structures for a polarization splitter and methods of forming a polarization splitter. A multi-mode interference region includes a first waveguide and a second waveguide arranged in a stack over the first waveguide. First and second input ports are connected with the multi-mode interference region. First and second output ports are connected with the multi-mode interference region.
Who is the assignee on this patent?
Globalfoundries Inc
What technology area does this patent fall under?
Primary CPC classification G02B6/12007. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Oct 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).