Synchronous rectifier control with adaptive minimum off-time
US-2018212527-A1 · Jul 26, 2018 · US
US10418911B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10418911-B2 |
| Application number | US-201816115426-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 28, 2018 |
| Priority date | Jun 30, 2017 |
| Publication date | Sep 17, 2019 |
| Grant date | Sep 17, 2019 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A synchronous rectifier controller for controlling the on and off periods of a synchronous rectifier switch transistor in a switching power converter. In particular, the synchronous rectifier controller is configured to adaptively enable and disable a deglitch filter for filtering a turn-on signal for the synchronous rectifier switch transistor. In this fashion, the synchronous rectifier switch transistor may be switched on more rapidly during periods when the deglitch filter is disabled for greater efficiency yet the switching power converter is protected by the deglitch filter when it is not disabled.
Opening claim text (preview).
We claim: 1. A synchronous rectifier (SR) controller for controlling an SR switch on a secondary side of a flyback converter, comprising: a deglitch filter for filtering an SR switch signal to produce a filtered version of the SR switch signal; and a deglitch control circuit configured to switch on the SR switch responsive to the SR switch signal during a first part of a power switch cycle and to switch on the SR switch responsive to the filtered version of the SR switch signal during a second part of the power switch cycle. 2. The SR controller of claim 1 , wherein the deglitch control circuit is further configured to deactivate the deglitch filter during the first part of the power switch cycle. 3. The SR controller of claim 1 , wherein the deglitch control circuit is further configured to integrate a difference between a voltage across the SR switch and an output voltage for the flyback converter to determine the first part of the power switch cycle and the second part of the power switch cycle. 4. The SR controller of claim 3 , wherein the deglitch control circuit is further configured to integrate the difference through an integration of a difference between the voltage across the SR switch and twice the output voltage. 5. The SR controller of claim 1 , further comprising: a comparator configured to compare a voltage across the SR switch to a threshold voltage to generate the SR switch signal. 6. The SR controller of claim 1 , further comprising: a comparator configured to compare the filtered version of the SR switch signal to a threshold to generate a comparator output signal, wherein the deglitch control circuit is further configured to switch on the SR switch during the second part of the power switch cycle responsive to the comparator output signal. 7. The SR controller of claim 1 , wherein the SR switch signal comprises a voltage across the SR switch. 8. The SR controller of claim 7 , wherein the voltage across the SR switch is a drain-to-source voltage.
having a synchronous rectifier circuit or a synchronous freewheeling circuit at the secondary side of an isolation transformer · CPC title
Suppression or limitation of noise or interference (specially adapted for transmission systems H04B15/00, H04L25/08) · CPC title
Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters · CPC title
Cross-Sectional Technologies · mapped topic
Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.