Heat spreaders for use with semiconductor devices

US10410950B1 · US · B1

Patent metadata
FieldValue
Publication numberUS-10410950-B1
Application numberUS-201815977760-A
CountryUS
Kind codeB1
Filing dateMay 11, 2018
Priority dateMay 11, 2018
Publication dateSep 10, 2019
Grant dateSep 10, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Memory devices having heat spreaders are disclosed herein. In one embodiment, a memory device includes first memories coupled to a front side of a substrate, second memories coupled to a back side of the substrate, and a flexible heat spreader. The flexible heat spreader can include graphite and is coupled to back side surfaces of the first and second memories to dissipate heat generated by the first and second memories.

First claim

Opening claim text (preview).

I claim: 1. A heat spreader for use with a dual in-line memory module (DIMM), the heat spreader comprising: a graphite member; and a plastic covering enveloping the graphite member, wherein the heat spreader is configured to be coupled to at least one of a plurality of first memories electrically coupled to and arranged in one or more rows at a front side of a substrate of the DIMM, and a plurality of second memories electrically coupled to and arranged in one or more rows at a back side of the substrate of the DIMM, and wherein the graphite member includes a first opening configured to be generally positioned over a first circuit component attached to the front side of the substrate of the DIMM, wherein the first opening is configured to inhibit a thermal path through the graphite member between the first circuit component and the first memories, and a second opening configured to be generally positioned over a second circuit component attached to the front side of the substrate of the DIMM, wherein the second opening is configured to inhibit a thermal path through the graphite member between the second circuit component and the first memories. 2. The heat spreader of claim 1 , wherein the first circuit component is a power management integrated circuit (PMIC). 3. The heat spreader of claim 1 , wherein the second circuit component is a registering clock driver (RCD). 4. The heat spreader of claim 1 , wherein: the first circuit component is a PMIC, the second circuit component is a RCD, the first opening has a first cross-sectional dimension, and the second opening has a second cross-sectional dimension, less than the first cross-sectional dimension. 5. The heat spreader of claim 1 wherein the plastic covering includes a thermoplastic material. 6. The heat spreader of claim 5 wherein the thermoplastic material is polyethylene terephthalate. 7. The heat spreader of claim 1 , wherein the first circuit component is a voltage regulator. 8. The heat spreader of claim 1 wherein the first opening has a generally rectangular shape having a length of about 15 mm and a width of about 10 mm. 9. The heat spreader of claim 1 wherein the heat spreader is flexible, and wherein the heat spreader is configured to be attached to both the first and second memories such that it curves around an edge of the substrate. 10. The heat spreader of claim 9 wherein the heat spreader has a first length along a first edge of between about 120-130 mm, and a second length along a second edge of between about 45-55 mm, wherein the first edge is generally perpendicular to the second edge. 11. The heat spreader of claim 1 wherein the graphite member is of a first heat spreader portion, the first heat spreader portion is configured to be attached to substantially an entire back side of each of the first memories, the heat spreader further comprises a graphite member of a second heat spreader portion, and the second heat spreader portion is configured to be attached to substantially an entire back side of each of the second memories. 12. The heat spreader of claim 11 wherein the first and second heat spreader portions each have a rectangular shape with a length of between about 120-130 mm and a width of between about 20-30 mm.

Assignees

Inventors

Classifications

  • comprising thermal conductors between chips and the and the arrangements for cooling, e.g. compliant heat-spreaders · CPC title

  • Package configurations · CPC title

  • characterised by arrangements for thermal management of the stacked chips · CPC title

  • the stacked chips being on both top and bottom sides of a package substrate, interposer or RDL · CPC title

  • the arrangements being between stacked chips · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10410950B1 cover?
Memory devices having heat spreaders are disclosed herein. In one embodiment, a memory device includes first memories coupled to a front side of a substrate, second memories coupled to a back side of the substrate, and a flexible heat spreader. The flexible heat spreader can include graphite and is coupled to back side surfaces of the first and second memories to dissipate heat generated by the…
Who is the assignee on this patent?
Micron Technology Inc
What technology area does this patent fall under?
Primary CPC classification H10W40/228. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 10 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 4 related publications on this page (citations in our corpus or others sharing the same primary CPC).