Display panel and display device
US-2024169952-A1 · May 23, 2024 · US
US10401694B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10401694-B2 |
| Application number | US-201815950532-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 11, 2018 |
| Priority date | Jan 25, 2018 |
| Publication date | Sep 3, 2019 |
| Grant date | Sep 3, 2019 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A liquid display panel, and a display device are provided. The liquid display panel includes an array substrate. The array substrate includes a base substrate, a plurality of data lines, a plurality of scanning lines, and an auxiliary electrode. The data lines and the scanning lines intersect to form a plurality of pixels arranged in an array. Each pixel includes a first sub-pixel and a second sub-pixel adjacent to each other. Each first sub-pixel includes a first pixel electrode and a first electrode, while each second sub-pixel includes a second pixel electrode. The second sub-pixel has an area larger than the first pixel; and the second pixel electrode has an area larger than the first pixel electrode. At least a portion of the auxiliary electrode and the first electrode overlap with each other to form a first auxiliary capacitance for the first sub-pixel, and an overlap region between the auxiliary electrode and the first electrode extends into the second sub-pixel of a same pixel.
Opening claim text (preview).
What is claimed is: 1. A liquid crystal display panel, comprising: an array substrate, the array substrate including: a base substrate; a plurality of data lines and a plurality of scanning lines; an auxiliary electrode; and a storage electrode, wherein: the plurality of data lines and the plurality of scanning lines intersect to form a plurality of pixels arranged in an array; each of the plurality of pixels includes a first sub-pixel and a second sub-pixel adjacent to each other; the first sub-pixel includes a first pixel electrode and a first electrode; the second sub-pixel includes a second pixel electrode; the second sub-pixel has an area larger than the first sub-pixel; the second pixel electrode has an area larger than the first pixel electrode; at least a portion of the auxiliary electrode and the first electrode overlaps with each other to form a first auxiliary capacitance for the first sub-pixel; an overlap region between the auxiliary electrode and the first electrode extends into the second sub-pixel of a same pixel; and the storage electrode, the first electrode and the auxiliary electrode are sequentially disposed along a direction perpendicular to the base substrate. 2. The liquid crystal display panel according to claim 1 , wherein: at least a portion of the storage electrode overlaps with the first pixel electrode to form a first overlapping region, wherein an area of the first overlapping region is denoted as S 11 ; at least a portion of the storage electrode overlaps with the second pixel electrode to form a second overlapping region, wherein an area of the second overlapping region is denoted as S 21 ; at least a portion of the storage electrode overlaps with the first electrode to form a third overlapping region, wherein an area of the third overlapping region is denoted as S 12 ; and S 21 is approximately equal to a sum of S 11 and S 12 . 3. The liquid crystal display panel according to claim 2 , wherein: at least a portion of the storage electrode overlaps with the first pixel electrode to form a first capacitance; at least a portion of the storage electrode overlaps with the second pixel electrode to form a second capacitance; a storage capacitance of the first sub-pixel includes the first capacitance and the first auxiliary capacitance; and a storage capacitance of the second sub-pixel includes the second capacitance and is approximately equal to the storage capacitance of the first-sub-pixel. 4. The liquid crystal display panel according to claim 2 , wherein the first sub-pixel further includes a first thin film transistor; and the first pixel electrode is connected to a drain of the first thin film transistor through the first electrode. 5. The liquid crystal display panel according to claim 1 , wherein the array substrate further includes: a first metal layer on the base substrate, the first metal layer including the auxiliary electrode and the scanning lines; a second metal layer on one side of the first metal layer away from the base substrate, the second metal layer including the first electrode, the data lines, and the drain of a first thin film transistor; and a gate insulating layer between the first metal layer and the second metal layer. 6. The liquid crystal display panel according to claim 5 , wherein: the second sub-pixel includes a second electrode and a second thin film transistor: the second pixel electrode is connected to a drain of the second thin film transistor through the second electrode; and a portion of the auxiliary electrode overlaps with the second electrode to form a second auxiliary capacitance, wherein an overlapping area between the auxiliary electrode and the first electrode is larger than an overlapping area between the auxiliary electrode and the second electrode. 7. The liquid crystal display panel according to claim 6 , wherein: at least a portion of the storage electrode overlaps with the first pixel electrode to form a first overlapping region, wherein an area of the first overlapping region is denoted as S 11 ; at least a portion of the storage electrode overlaps with the second pixel electrode to form a second overlapping region, wherein an area of the second overlapping region is denoted as S 21 ; at least a portion of the storage electrode overlaps with the first electrode to form a third overlapping region, wherein an area of the third overlapping region is denoted as S 12 ; at least a portion of the storage electrode overlaps with the second electrode to form a fourth overlapping region, wherein an area of the fourth overlapping region is denoted as S 22 ; and a sum of S 21 and S 22 is approximately equal to a sum of S 11 and S 12 . 8. The liquid crystal display panel according to claim 7 , wherein: at least a portion of the storage electrode overlaps with the first pixel electrode to form a first capacitance; at least a portion of the storage electrode overlaps with the second pixel electrode to form a second capacitance; a storage capacitance of the first sub-pixel includes the first capacitance and the first auxiliary capacitance; a storage capacitance of the second sub-pixel included the second capacitance and the second auxiliary capacitance; and the storage capacitance of the second sub-pixel is approximately equal to the storage capacitance of the first sub-pixel. 9. The liquid crystal display panel according to claim 6 , wherein the second metal layer further includes the second electrode and a drain of the second thin film transistor; the array substrate further includes a storage electrode between the pixel electrode layer and the planarizing layer; the storage electrode includes a plurality of openings, and a first penetrating hole and a second penetrating hole adjacent to each other is in the same opening. 10. The liquid crystal display panel according to claim 9 , wherein the array substrate further includes: a pixel electrode layer on one side of the base substrate away from the second metal layer and including the first pixel electrode and the second pixel electrode for each pixel; and a planarizing layer between the pixel electrode layer and the second metal layer; wherein: the first pixel electrode is connected to the first electrode through a first penetrating hole across the planarizing layer; the second pixel electrode is connected to the second electrode through a second penetrating hole across the planarizing layer; and the first penetrating hole and the second penetrating hole is adjacent to each other, and is located on a border between the first sub-pixel and the second sub-pixel. 11. The liquid crystal display panel according to claim 4 , wherein the auxiliary electrode receives common voltage signals. 12. The liquid crystal display panel according to claim 11 , wherein: an overlapping area between the second pixel electrode and the storage electrode is larger than an overlapping area between the first pixel electrode and the storage electrode; and the auxiliary electrode receives common voltage signals. 13. The liquid crystal display panel according to claim 6 , wherein a plurality of pixels are arranged in an array, including first pixels and second pixels adjacent to each other; the first pixels and the second pixels are arranged along an extending direction of the data lines; the first sub-pixel and the second pixel of each pixel are arranged along the extending direction of the data lines; each scanning line includes a primary scanning line, a first scanning line, and a second scanning line between the first pixels and the second pixels; the array substrate f
Storage capacitors associated with the pixel electrode · CPC title
Transflectors · CPC title
characterised by their electrical, optical, physical properties; materials therefor; method of making · CPC title
characterised by their geometrical arrangement · CPC title
Colour filters · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.