Voltage adjusting circuit and method for adjusting voltage

US10396648B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10396648-B2
Application numberUS-201715841591-A
CountryUS
Kind codeB2
Filing dateDec 14, 2017
Priority dateDec 27, 2016
Publication dateAug 27, 2019
Grant dateAug 27, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A voltage adjusting circuit includes a variable current generating means for generating a variable current to be supplied to a power source line, a decision voltage generating means for generating a decision voltage by using a power source voltage of the power source line, and power source noise detecting means for detecting power source noise of the power source line by using the power source voltage of the power source line and the decision voltage.

First claim

Opening claim text (preview).

The invention claimed is: 1. A voltage adjusting circuit, comprising: a voltage generating circuit that generates a power source voltage of a power source line; a variable current generating unit that generates a monotonously increasing variable current to be supplied to the power source line; a decision voltage generating unit that generates a decision voltage by using the power source voltage of the power source line; a power source noise detecting unit that detects power source noise of the power source line based on the power source voltage of the power source line and the decision voltage; and a setting voltage decision circuit that decides a setting value for the power source voltage, based on a detection result by the power source noise detecting unit. 2. The voltage adjusting circuit of claim 1 , wherein the decision voltage generating unit generates the decision voltage by dividing ON resistance of a plurality of transistors being connected in series. 3. The voltage adjusting circuit of claim 1 , wherein the decision voltage generating unit generates a plurality of decision voltages that are different from each other by using the power source voltage of the power source line. 4. The voltage adjusting circuit of claim 3 , wherein the power source noise detecting unit detects the power source noise of the power source line based on the power source voltage of the power source line and the plurality of decision voltages. 5. The voltage adjusting circuit of claim 1 , wherein the voltage generating circuit is controlled in response to a detection result of the power source noise detected by the power source noise detecting unit. 6. The voltage adjusting circuit of claim 1 , further comprising: a setup/hold error detecting circuit that functions by using the decision voltage, as the power source voltage, and detects at least one of a setup error and a hold error. 7. A method for adjusting voltage, comprising: generating a power source voltage of a power source line; generating a decision voltage by using a power source voltage of a power source line; supplying a monotonously increasing variable current to the power source line; detecting power source noise of the power source line based on the power source voltage of the power source line, to which the variable current is supplied, and the decision voltage; and deciding a setting value for the power source voltage, based on a detection result by the detecting the power source noise. 8. The method for adjusting voltage of claim 7 , wherein the decision voltage is generated by dividing ON resistance of a plurality of transistors that are connected in series. 9. The method for adjusting voltage of claim 7 , wherein a plurality of decision voltages that are different from each other are generated by using the power source voltage of the power source line, and the power source noise of the power source line is detected based on the power source voltage of the power source line, to which the variable current is supplied, and the plurality of decision voltages. 10. The method for adjusting voltage of claim 7 , wherein a voltage generating circuit that generates the power source voltage of the power source line is controlled in response to a detection result of the power source noise. 11. The method for adjusting voltage of claim 7 , wherein at least one of a setup error and a hold error is detected by using the decision voltage, as the power source voltage.

Assignees

Inventors

Classifications

  • Regulating voltage or current  (G05F1/02 takes precedence) · CPC title

  • by dynamic converters · CPC title

  • Electricity · mapped topic

  • G05F1/46Primary

    wherein the variable actually regulated by the final control device is DC (G05F1/625 takes precedence) · CPC title

  • H02M1/00Primary

    Details of apparatus for conversion · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10396648B2 cover?
A voltage adjusting circuit includes a variable current generating means for generating a variable current to be supplied to a power source line, a decision voltage generating means for generating a decision voltage by using a power source voltage of the power source line, and power source noise detecting means for detecting power source noise of the power source line by using the power source …
Who is the assignee on this patent?
Nec Corp
What technology area does this patent fall under?
Primary CPC classification G05F1/46. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Aug 27 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).