SerDes with adaptive clock data recovery

Patent metadata

Field	Value
Publication number	US-10389366-B2
Application number	US-201816017308-A
Country	US
Kind code	B2
Filing date	Jun 25, 2018
Priority date	Jun 29, 2017
Publication date	Aug 20, 2019
Grant date	Aug 20, 2019

Abstract

A gear-shifting serializer-deserializer (SerDes) is provided that uses a first divisor value to form a divided clock while de-serializing a serial data stream prior to a lock detection and that uses a second divisor value to form the divided clock value after the lock detection, wherein the second divisor value is greater than the first divisor value.

First claim

We claim:

1. A receiver, comprising;
a mixer configured to phase shift an input clock signal to form a sampling clock signal;
a de-serializer configured to sample a serial data stream responsive to the sampling clock signal to form a parallel output data stream;
a clock divider configured to divide the sampling clock signal by an adjustable divisor to form a divided clock signal;
a selector circuit configured to set the adjustable divisor to equal to a first divisor responsive to the divided clock signal not being locked with the serial data stream and to set the adjustable divisor to equal a second divisor responsive to the divided clock signal being locked to the serial data stream, wherein the second divisor is greater than the first divisor;
a phase detector configured to compare the divided clock signal to the serial data stream to form a phase detector output signal; and
a loop filter configured to filter the phase detector output signal to form a filtered phase difference, wherein the mixer is further configured to phase shift the input clock signal responsive to the filtered phase difference.

2. The receiver of claim 1 , further comprising:
a quadrature mixer configured to phase shift a quadrature (Q) version of the input clock signal to form a Q version of the sampling clock signal, wherein the mixer is an in-phase mixer configured to phase shift an in-phase version of the input clock signal to form the sampling clock signal.

3. The receiver of claim 1 , wherein the clock divider is further configured to divide a quadrature version of the sampling clock signal to form a quadrature divided clock signal.

4. The receiver of claim 1 , further comprising:
a clock data recovery (CDR) lock detector configured to assert a lock detection signal responsive to the phase detector output signal to indicate when the divided clock signal is locked to the serial data stream, wherein the selector circuit is configured to set the adjustable divisor equal to the second divisor responsive to the assertion of the lock detection signal and to set the adjustable divisor equal to the first divisor responsive to a de-assertion of the lock detection signal.

5. The receiver of claim 1 , further comprising a glitch prevention circuit configured to prevent glitches in the divided clock signal.

6. The receiver of claim 1 , further comprising an equalizer for equalizing a received data stream to form the serial data stream.

7. The receiver of claim 1 , further comprising a clock recovery circuit configured to recover the input clock signal from the serial data stream.

8. The receiver of claim 1 , wherein the input clock signal is a source synchronous input clock signal.

9. The receiver of claim 1 , wherein the input clock signal comprises an in-phase input clock signal and a quadrature input clock signal.

10. A method of receiving a serial data stream, comprising;
phase shifting an input clock signal to form a sampling clock signal;
dividing the sampling clock signal by an adjustable divisor to form a divided clock signal, wherein the phase shifting of the input clock signal is responsive to a phase difference between the divided clock signal and the serial data stream;
setting the adjustable divisor to equal a first divisor responsive to the divided clock signal is not being locked to the serial data stream;
setting the adjustable divisor to equal a second divisor responsive to the divided clock signal being locked to the serial data stream, wherein the second divisor is greater than the first divisor;
sampling the serial data stream according to the sampling clock signal;
detecting a phase difference between the divided clock signal and the serial data stream to form a phase detector output signal; and
filtering the phase detector output signal to form a filtered phase difference signal, wherein the phase shifting of the input clock signal is responsive to the filtered phase difference signal.

11. The method of claim 10 , further comprising recovering the input clock signal from the serial data stream.

12. The method of claim 10 , further comprising receiving the input clock signal as a source synchronous input clock signal in parallel with the serial data stream.

13. The method of claim 10 , wherein forming the phase detector output signal comprises asserting either an UP signal or a DOWN signal.

14. The method of claim 10 , wherein phase shifting the input clock signal comprises shifting an in-phase version of the input clock signal to form the sampling clock signal.

15. The method of claim 10 , further comprising equalizing a received serial data stream to form the serial data stream.

16. A receiver, comprising;
a mixer configured to phase shift an input clock signal to form a sampling clock signal;
a de-serializer configured to sample a serial data stream responsive to the sampling clock signal to form a parallel output data stream;
a clock divider configured to divide the sampling clock signal by an adjustable divisor to form a divided clock signal; and
means for adjusting the adjustable divisor to equal a first divisor responsive to the divided clock signal not being locked with the serial data stream and for adjusting the adjustable divisor to equal a second divisor responsive to the divided clock signal being locked to the serial data stream.

17. The receiver of claim 16 , wherein the means comprises a multiplexer.

18. The receiver of claim 16 , further comprising a clock recovery circuit configured to recover the input clock signal from the serial data stream.

Assignees

• Qualcomm Inc

Inventors

• Hailu Eskinder
• Pandita Bupesh
• Boyette Jon

Classifications

• H03L7/0807 Primary

  concerning mainly a recovery circuit for the reference signal · CPC title

• H03M9/00

  Parallel/series conversion or vice versa (digital stores in which the information is moved stepwise per se G11C19/00) · CPC title

• H04L7/033

  using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop · CPC title

• H03L7/095

  using a lock detector (H03L7/087 takes precedence) · CPC title

• H03L7/0802

  the loop being adapted for reducing power consumption (H03L7/14 takes precedence) · CPC title