Amplifier circuit and method

US10389309B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10389309-B2
Application numberUS-201415516717-A
CountryUS
Kind codeB2
Filing dateOct 6, 2014
Priority dateOct 6, 2014
Publication dateAug 20, 2019
Grant dateAug 20, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An amplifier arrangement comprises N amplifier stages comprising a main amplifier stage and a plurality of peaking amplifier stages. A transmission line comprises a varying impedance for transforming a load impedance to a higher impedance at the main amplifier stage, wherein the plurality of peaking amplifiers are coupled at intermediate locations to the transmission line. The amplifier arrangement is configured such that at least two of the peaking amplifiers are collectively driven with time delayed versions of substantially the same signal. The amplifier arrangement may be configured to operate with N−2 or fewer transition points in a Doherty mode of operation. As such, the amplifier arrangement may comprise more amplifier stages than are necessarily required in a Doherty amplifier arrangement having the same number of transition points.

First claim

Opening claim text (preview).

The invention claimed is: 1. An amplifier arrangement comprising: N amplifier stages comprising a main amplifier stage and a plurality of peaking amplifier stages; a transmission line comprising a varying impedance for transforming a load impedance to a higher impedance at the main amplifier stage, wherein the plurality of peaking amplifiers are coupled at intermediate locations to the transmission line; and wherein the amplifier arrangement is configured such that at least two of the peaking amplifiers are collectively driven with time delayed versions of substantially the same signal, wherein the transmission line comprises a cascade of transmission lines coupled between the N amplifier stages and an output node of the amplifier arrangement, wherein the amplifier arrangement is configured to operate in a Doherty mode of operation, and wherein one line of the cascade closer to the input side of the cascade is shortened by a greater amount compared to another line of the cascade closer to the output side of the cascade. 2. An amplifier arrangement as claimed in claim 1 , wherein the amplifier arrangement is configured to comprise N−2 or fewer transition points. 3. An amplifier arrangement as claimed in claim 1 , wherein the plurality of peaking amplifiers are distributed by varying electrical lengths along the cascade of transmission lines. 4. An amplifier arrangement as claimed in claim 1 , wherein the number of peaking amplifiers is increased compared to the number of peaking amplifiers in a Doherty amplifier configured to have the same number of transition points. 5. An amplifier arrangement as claimed in claim 1 , wherein the size of each amplifier stage is selected to have an optimal load resistance matched to an admittance step in a corresponding junction between transmission line segments. 6. An amplifier arrangement as claimed in claim 1 , wherein a transmission line connecting each amplifier to a junction between transmission line segments has a characteristic impedance matched to the admittance step in a corresponding junction between transmission line segments. 7. An amplifier arrangement as claimed in claim 1 , wherein the impedances of the cascade of transmission lines are configured to optimize the bandwidth of low ripple in a transimpedance from the main amplifier to a load. 8. An amplifier arrangement as claimed in claim 1 , wherein the transmission line comprises: a cascade of quarter wavelength transmission lines coupled between an output of the main amplifier of the N amplifier stages and an output node of the amplifier arrangement, wherein the cascade comprises N−1 quarter wavelength transmission lines; and wherein an output of a first peaking amplifier of the N amplifier stages is coupled to the output node, and remaining peaking amplifiers of the N amplifier stages coupled to respective junctions in the cascade of quarter wavelength transmission lines. 9. An amplifier arrangement as claimed in claim 1 wherein, during use, at least two or more of the peaking amplifiers is driven by a signal having substantially the same amplitude function. 10. A method in an amplifier arrangement comprising N amplifier stages, comprising a main amplifier stage and a plurality of peaking amplifier stages, and a transmission line comprising a varying impedance for transforming a load impedance to a higher impedance at the main amplifier stage, and wherein the plurality of peaking amplifiers are coupled at intermediate locations to the transmission line, the method comprising: collectively driving at least two of the peaking amplifiers with time delayed versions of substantially the same signal, wherein the transmission line comprises a cascade of transmission lines coupled between the N amplifier stages and an output node of the amplifier arrangement, wherein the method comprises operating the amplifier arrangement in a Doherty mode of operation, and wherein one line of the cascade closer to the input side of the cascade is shortened by a greater amount compared to another line of the cascade closer to the output side of the cascade. 11. A method as claimed in claim 10 , wherein the amplifier arrangement is driven such that the amplifier arrangement comprises N−2 or fewer transition points. 12. A method as claimed in claim 10 , further comprising distributing the plurality of peaking amplifiers by varying electrical lengths along the cascade of transmission lines. 13. A method as claimed in claim 10 , further comprising selecting the size of each amplifier stage to have an optimal load resistance matched to an admittance step in a corresponding junction between transmission line segments. 14. A method as claimed in claim 10 , wherein a transmission line connecting each amplifier to a junction between transmission line segments has a characteristic impedance matched to the admittance step in a corresponding junction between transmission line segments.

Assignees

Inventors

Classifications

  • Amplifier input adaptation especially for transmission line coupling purposes, e.g. impedance adaptation · CPC title

  • H03F1/0288Primary

    using a main and one or several auxiliary peaking amplifiers whereby the load is connected to the main amplifier using an impedance inverter, e.g. Doherty amplifiers · CPC title

  • with semiconductor devices only · CPC title

  • the amplifier being a radio frequency amplifier · CPC title

  • of transmitter output stages · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10389309B2 cover?
An amplifier arrangement comprises N amplifier stages comprising a main amplifier stage and a plurality of peaking amplifier stages. A transmission line comprises a varying impedance for transforming a load impedance to a higher impedance at the main amplifier stage, wherein the plurality of peaking amplifiers are coupled at intermediate locations to the transmission line. The amplifier arrange…
Who is the assignee on this patent?
Ericsson Telefon Ab L M
What technology area does this patent fall under?
Primary CPC classification H03F1/0288. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 20 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).