Methods of forming semiconductor devices
US-2024387699-A1 · Nov 21, 2024 · US
US10381239B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10381239-B2 |
| Application number | US-201816104948-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 19, 2018 |
| Priority date | Oct 10, 2017 |
| Publication date | Aug 13, 2019 |
| Grant date | Aug 13, 2019 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method of forming a semiconductor device includes following steps. First of all, a substrate is provided, and a stacked structure is formed on the substrate. Then, a patterned silicon-containing mask layer is formed on the stacked structure, and the stacked structure is partially removed through the patterned silicon-containing mask layer, to form plural openings in the stacked structure. Following these, a bromine covering process is performed, to form a bromide layer on a portion of the patterned silicon-containing mask layer, and a bromide sublimation process is then performed, to completely remove the bromide layer.
Opening claim text (preview).
What is claimed is: 1. A method of forming a semiconductor device, comprising: providing a substrate; forming a stacked structure on the substrate; forming a patterned silicon-containing mask layer on the stacked structure; partially removing the stacked structure through the patterned silicon-containing mask layer, to form a plurality of openings in the stacked structure; performing a bromine covering process, to from a bromide layer on surfaces of the patterned silicon-containing mask layer; and performing a bromide sublimation process, to completely remove the bromide layer. 2. The method of forming the semiconductor device according to claim 1 , further comprising: repeatedly performing the bromine covering process and the bromide sublimation process, to completely remove the patterned silicon-containing mask layer. 3. The method of forming the semiconductor device according to claim 1 , wherein the bromine covering process and the bromide sublimation process are performed without bias. 4. The method of forming the semiconductor device according to claim 1 , wherein the bromide sublimation process is performed by providing a hydrogen-containing gas to react with the bromide layer. 5. The method of forming the semiconductor device according to claim 1 , wherein after the bromide sublimation process, a silicon bromide gas and a bromine gas are formed. 6. The method of forming the semiconductor device according to claim 1 , wherein before the bromide covering process, further comprises: forming an oxide layer on exposed surface of the patterned silicon-containing mask layer; and performing an etching process to remove the oxide layer. 7. The method of forming the semiconductor device according to claim 6 , wherein the etching process is performed by providing tetrafluoromethane (CF 4 ). 8. The method of forming the semiconductor device according to claim 1 , further comprising: forming a dielectric layer on the substrate, the dielectric layer comprising a plurality of plugs formed therein, and top surfaces of the plugs being exposed from the openings. 9. The method of forming the semiconductor device according to claim 8 , further comprising: after completely removing the patterned silicon-containing mask layer, forming a plurality of capacitors in the openings to electrically connect to the plugs respectively. 10. The method of forming the semiconductor device according to claim 1 , wherein the patterned silicon-containing mask layer comprises pure silicon or amorphous silicon.
by vapour etching only · CPC title
using masks for insulating materials · CPC title
characterised by the processes involved to create the masks · CPC title
Processes for improving the resolution of the masks · CPC title
characterised by their composition, e.g. multilayer masks · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.