Correlated electron switch programmable fabric

US10366753B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10366753-B2
Application numberUS-201815999694-A
CountryUS
Kind codeB2
Filing dateAug 20, 2018
Priority dateSep 8, 2015
Publication dateJul 30, 2019
Grant dateJul 30, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Subject matter disclosed herein may relate to programmable fabrics including correlated electron switch devices.

First claim

Opening claim text (preview).

What is claimed is: 1. A method, comprising: selectively connecting or disconnecting one or more portions of an integrated circuit to one or more other portions of the integrated circuit at least in part by selectively applying a programming voltage to one or more correlated electron switch devices to cause a transition in the one or more correlated electron switch devices from a first impedance state to a second impedance state, wherein the one or more correlated electron switch devices are respectively positioned between one or more electrodes of a first metallization layer and one or more electrodes of a second metallization layer. 2. The method of claim 1 , wherein the selectively connecting or disconnecting the one or more portions of the integrated circuit to the one or more other portions of the integrated circuit comprises compensating for manufacturing errors in the integrated circuit. 3. The method of claim 1 , wherein the selectively connecting or disconnecting the one or more portions of the integrated circuit to the one or more other portions of the integrated circuit comprises compensating for design errors in the integrated circuit. 4. The method of claim 1 , wherein the selectively connecting or disconnecting the one or more portions of the integrated circuit to the one or more other portions of the integrated circuit comprises reducing power consumption in the integrated circuit at least in part by selectively disconnecting a supply voltage from the one or more portions of the integrated circuit. 5. The method of claim 1 , wherein the selectively connecting or disconnecting the one or more portions of the integrated circuit to the one or more other portions of the integrated circuit comprises adjusting clock skew between specified portions of the integrated circuit. 6. The method of claim 5 , wherein the integrated circuit comprises a programmable fabric including the one or more electrodes of the first metallization layer, the one or more electrodes of the second metallization layer, and the one or more correlated electron switch devices positioned between the one or more electrodes of the first metallization layer and the one or more electrodes of the second metallization layer. 7. The method of claim 6 , wherein the programmable fabric further includes one or more electrodes of a third metallization layer and one or more other correlated electron switch devices positioned between the one or more electrodes of the second metallization layer and the one or more electrodes of the third metallization layer. 8. The method of claim 7 , wherein the programmable fabric comprises a cross-point array, wherein the one or more electrodes of the first metallization layer includes a first plurality of electrodes aligned in a first direction, wherein the one or more electrodes of the second metallization layer includes a second plurality of electrodes aligned in a second direction orthogonal to the first direction, wherein the one or more electrodes of the third metallization layer includes a third plurality of electrodes aligned in the first direction. 9. The method of claim 8 , wherein the one or more correlated electron switch devices are individually positioned at respective intersections of individual electrodes of the first plurality of electrodes and individual electrodes of the second plurality of electrodes, and wherein the one or more other correlated electron switch devices are individually positioned at respective intersections of the individual electrodes of the second plurality of electrodes and individual electrodes of the third plurality of electrodes. 10. The method of claim 9 , wherein the programmable fabric includes a plurality of access devices respectively positioned at the one or more intersections of the individual electrodes of the first plurality of electrodes and the individual electrodes of the second plurality of electrodes, and further respectively positioned at the one or more intersections of the individual electrodes of the second plurality of electrodes and the individual electrodes of the third plurality of electrodes. 11. A circuit device, comprising: one or more correlated electron switch devices respectively positioned between one or more electrodes of a first metallization layer and one or more electrodes of a second metallization layer, wherein the one or more correlated electron switch devices selectively connect or disconnect one or more portions of an integrated circuit to one or more other portions of the integrated circuit via one or more transitions in the one or more correlated electron switch devices from a first impedance state to a second impedance state responsive to an applied programming voltage. 12. The circuit device of claim 11 , wherein the one or more correlated electron switch devices to selectively connect or disconnect the one or more portions of the integrated circuit to the one or more other portions of the integrated circuit to compensate for manufacturing errors in the integrated circuit. 13. The circuit device of claim 11 , wherein the one or more correlated electron switch devices to selectively connect or disconnect the one or more portions of the integrated circuit to the one or more other portions of the integrated circuit to compensate for design errors in the integrated circuit. 14. The circuit device of claim 11 , wherein the one or more correlated electron switch devices to selectively connect or disconnect the one or more portions of the integrated circuit to the one or more other portions of the integrated circuit to reduce power consumption in the integrated circuit at least in part via selective disconnection of a supply voltage from the one or more portions of the integrated circuit. 15. The circuit device of claim 11 , wherein the one or more correlated electron switch devices to selectively connect or disconnect the one or more portions of the integrated circuit to the one or more other portions of the integrated circuit to adjust clock skew between specified portions of the integrated circuit. 16. The circuit device of claim 15 , wherein the one or more electrodes of the first metallization layer, the one or more electrodes of the second metallization layer, and the one or more correlated electron switch devices positioned between the one or more electrodes of the first metallization layer and the one or more electrodes of the second metallization layer comprise a programmable fabric. 17. The circuit device of claim 16 , wherein the programmable fabric further includes one or more electrodes of a third metallization layer and one or more other correlated electron switch devices positioned between the one or more electrodes of the second metallization layer and the one or more electrodes of the third metallization layer. 18. The circuit device of claim 17 , wherein the programmable fabric comprises a cross-point array, wherein the one or more electrodes of the first metallization layer includes a first plurality of electrodes aligned in a first direction, wherein the one or more electrodes of the second metallization layer includes a second plurality of electrodes aligned in a second direction orthogonal to the first direction, wherein the one or more electrodes of the third metallization layer includes a third plurality of electrodes aligned in the first direction. 19. The circuit device of claim 18 , wherein the one or more correlated electron switch devices are individually positioned at respective intersections of individual electrodes of the first plurality of electrode

Assignees

Inventors

Classifications

  • Writing or programming circuits or methods · CPC title

  • using resistive RAM [RRAM] elements · CPC title

  • Array wherein the access device being a diode · CPC title

  • Reading or sensing circuits or methods · CPC title

  • Electricity · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10366753B2 cover?
Subject matter disclosed herein may relate to programmable fabrics including correlated electron switch devices.
Who is the assignee on this patent?
Advanced Risc Mach Ltd
What technology area does this patent fall under?
Primary CPC classification G11C13/0069. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jul 30 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).