Signal processing systems and signal processing methods

US10355705B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10355705-B2
Application numberUS-201515568481-A
CountryUS
Kind codeB2
Filing dateNov 18, 2015
Priority dateNov 18, 2015
Publication dateJul 16, 2019
Grant dateJul 16, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

It is provided a signal processing system, comprising at least a first, a second and a third digital-to-analog converter (DAC); a processing unit configured for splitting a sampled signal into a first and a second signal corresponding to different frequency portions of the sampled signal, transmitting the first signal to the first DAC, splitting the second signal into a first and a second subsignal and transmitting the first subsignal to the second DAC and the second subsignal to the third DAC, the first subsignal corresponding to the real part of the second signal and the second subsignal corresponding to the imaginary part of the second signal; an IQ mixer configured for mixing an analog output signal of the second DAC and an analog output signal of the third DAC and a combiner for combining an analog output signal of the first DAC and an output signal of the IQ mixer.

First claim

Opening claim text (preview).

The invention claimed is: 1. A signal processing system, comprising at least a first, a second and a third digital-to-analog converter (DAC); a processing unit configured for splitting a sampled signal into at least a first and a second signal corresponding to different frequency portions of the sampled signal, transmitting the first signal to the first DAC, splitting the second signal into a first and a second sub signal and transmitting the first sub signal to the second DAC and the second subsignal to the third DAC, the first subsignal corresponding to the real part of the second signal and the second sub signal corresponding to the imaginary part of the second signal; an IQ mixer configured for mixing an analog output signal of the second DAC and an analog output signal of the third DAC; a combiner for combining an analog output signal of the first DAC and an output signal of the IQ mixer. 2. The system as claimed in claim 1 , wherein the frequency portion that corresponds to the first signal comprises lower frequencies than the frequency portion that corresponds to the second signal. 3. The system as claimed in claim 1 , wherein the processing unit is configured for carrying out the splitting of the sampled signal into the first and the second signal in the frequency domain. 4. The system as claimed in claim 1 , wherein the processing unit is configured for carrying out the splitting of the sampled signal into the first and the second signal in the time domain. 5. The system as claimed in claim 1 , wherein the processing unit is configured for carrying out a Fourier transform of the second signal for generating the first and the second subsignal. 6. The system as claimed in claim 1 , further comprising at least one low pass filter for filtering the outputs of the DACs and/or a band pass or a low pass or a high pass filter for filtering the output of the IQ mixer. 7. The system as claimed in claim 1 , wherein the processing unit is realized by a digital signal processor. 8. The system as claimed in claim 1 , wherein the IQ mixer is configured for single sideband modulation. 9. The system as claimed in claim 1 , wherein the IQ mixer is realized by an opto-electronic modulator. 10. A signal processing method, in particular using the system according to claim 1 , the method comprising the steps of: providing at least a first and a second digital-to-analog converter (DAC); splitting a sampled signal into at least a first and a second signal corresponding to different frequency portions of the sampled signal by means of a processing unit; pre-equalizing the first and the second signal; converting the pre-equalized first signal into a first analog signal using the first DAC; converting the pre-equalized second signal into a second analog signal using the second DAC; combining the first and the second analog signal using a combiner, wherein the processing unit, the first DAC and the combiner define a first processing channel, wherein the processing unit, the second DAC and the combiner define a second processing channel, wherein the pre-equalized first signal is generated by processing the first signal in such a way that the pre-equalized first signal compensates cross talk between the first and the second processing channel, and/or the pre-equalized second signal is generated by processing the second signal in such a way that the pre-equalized second signal compensates cross talk between the first and the second processing channel. 11. The method as claimed in claim 10 , wherein generating the pre-equalized first and second signal is carried out using the results of a calibration measurement with respect to at least a spatial, frequency and/or time portion of the first and/or the second processing channel. 12. The method as claimed in claim 11 , wherein the calibration measurement is carried out using a channel estimation scheme with respect to the first and/or the second processing channel. 13. The method as claimed in claim 12 , wherein the channel estimation scheme comprises treating the combination of the first and the second processing channel as a MIMO system. 14. The method as claimed in claim 13 , wherein the calibration measurement comprises determining coefficients of a frequency response matrix related to the MIMO system. 15. The method as claimed in claim 12 , wherein the channel estimation scheme comprises transmitting a channel estimation sequence to the first and/or the second DAC. 16. The method as claimed in claim 15 , wherein a first channel estimation sequence is transmitted to the first DAC and a second channel estimation sequence is transmitted to the second DAC, wherein the first channel estimation sequence is distinguishable from the second channel estimation sequence. 17. The method as claimed in claim 11 , wherein the calibration measurement comprises an S- and/or X-parameter measurement of at least a part of an analog section of the first and/or the second processing channel. 18. The method as claimed in claim 10 , wherein the pre-equalized first and second signal are generated adaptively by means of the results of re-calibration measurements carried out using a portion of an analog signal produced by the combiner. 19. The method as claimed in claim 10 , further comprising creating an oversampled first signal and converting the oversampled first signal by the first DAC in order to obtain the first analog signal and/or creating an oversampled second signal and converting the oversampled second signal by the second DAC in order to obtain the second analog signal. 20. A signal processing system, in particular for carrying out the method according to claim 10 , the system comprising: a processing unit configured for splitting a sampled signal into at least a first and a second signal corresponding to different frequency portions of the sampled signal; a pre-equalizing unit for pre-equalizing the first and the second signal; at least a first digital-to-analog converter (DAC) for converting the pre-equalized first signal into a first analog signal and a second DAC for converting the pre-equalized second signal into a second analog signal; a combiner for combining the first and the second analog signal, wherein the processing unit, the first DAC and the combiner define a first processing channel, wherein the processing unit, the second DAC and the combiner define a second processing channel, wherein pre-equalizing unit is configured for generating the pre-equalized first signal by processing the first signal in such a way that the pre-equalized first signal compensates cross talk between the first and the second processing channel, and/or for generating the pre-equalized second signal by processing the second signal in such a way that the pre-equalized second signal compensates cross talk between the first and the second processing channel.

Assignees

Inventors

Classifications

  • of multiple channels · CPC title

  • for forming integrals of products, e.g. Fourier integrals, Laplace integrals or correlation integrals; for analysis or synthesis of functions using orthogonal functions · CPC title

  • Arbitrary function generators (using orthogonal functions, e.g. Fourier series, G06G7/19) · CPC title

  • H03M1/1038Primary

    by storing corrected or correction values in one or more digital look-up tables (H03M1/1057 takes precedence) · CPC title

  • using pre-detection combining (H04B7/0868 takes precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10355705B2 cover?
It is provided a signal processing system, comprising at least a first, a second and a third digital-to-analog converter (DAC); a processing unit configured for splitting a sampled signal into a first and a second signal corresponding to different frequency portions of the sampled signal, transmitting the first signal to the first DAC, splitting the second signal into a first and a second subsi…
Who is the assignee on this patent?
Fraunhofer Ges Forschung, Univ Berlin Tech
What technology area does this patent fall under?
Primary CPC classification H03M1/1038. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jul 16 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).