Production of an integrated circuit including electrical contact on SiC

US10347490B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10347490-B2
Application numberUS-201715443603-A
CountryUS
Kind codeB2
Filing dateFeb 27, 2017
Priority dateOct 25, 2006
Publication dateJul 9, 2019
Grant dateJul 9, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Production of an integrated circuit including an electrical contact on SiC is disclosed. One embodiment provides for production of an electrical contact on an SiC substrate, in which a conductive contact is produced on a boundary surface of the SiC substrate by irradiation and absorption of a laser pulse on an SiC substrate.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of manufacturing a semiconductor component, comprising: forming a layer comprising silicon on a surface of an SiC substrate; forming a metal layer on the layer comprising silicon; and irradiating a layer structure comprising the metal layer and the layer comprising silicon with a laser pulse to form a metal silicide by thermal action on a boundary surface to the SiC substrate, wherein the layer comprising silicon is the metal silicide. 2. The method of claim 1 , wherein a thickness of the layer structure is in a range from 10 nm to 50 nm. 3. The method of claim 1 , wherein the metal layer comprises at least one of nickel, molybdenum, cobalt and titanium. 4. The method of claim 1 , wherein the layer comprising silicon comprises at least one of polycrystalline silicon and amorphous silicon. 5. The method of claim 1 , wherein the layer comprising silicon comprises polysilicon and the metal layer comprises nickel. 6. The method of claim 1 , wherein carbon deposits are formed at a boundary surface to the SiC substrate. 7. The method of claim 1 , wherein carbon deposits are formed spaced apart from a contact metal. 8. The method of claim 1 , wherein a pulse energy of the laser pulse is in a range from 0.5 J/cm 2 to 8 J/cm 2 . 9. The method of claim 1 , wherein a pulse duration of laser pulse is in a range from 20 ns to 2000 ns. 10. The method of claim 1 , wherein the semiconductor component is one of a SiC Schottky diode, an SiC MOSFET and an SiC-JFET. 11. The method of claim 1 , wherein the semiconductor component is a vertical SiC component. 12. The method of claim 1 , further comprising: forming a component-specific structure that comprises well zones at a front side of the SiC substrate. 13. The method of claim 1 , wherein the layer structure is formed on a rear side of the SiC substrate. 14. The method of claim 1 , wherein elements of the semiconductor component are formed in or on the SiC substrate before forming the layer structure. 15. The method of claim 14 , further comprising thinning the SiC substrate from a rear side after forming the elements of the semiconductor component and before forming the layer structure. 16. The method of claim 15 , wherein the layer structure is formed on the rear side of the SiC substrate after the thinning. 17. The method of claim 15 , wherein after the thinning a substrate thickness of the SiC substrate is less than 150 μm. 18. A method of manufacturing a semiconductor component, comprising: forming a layer comprising silicon on a surface of an SiC substrate; forming a metal layer on the layer comprising silicon; and irradiating a layer structure comprising the metal layer and the layer comprising silicon with a laser pulse to form a metal silicide by thermal action on a boundary surface to the SiC substrate, wherein the layer structure comprises the metal silicide. 19. A method of manufacturing a semiconductor component, comprising: forming a metal silicide layer on a surface of an SiC substrate; forming a metal layer on the metal silicide layer; and irradiating a layer structure comprising the metal silicide layer with a laser pulse to form the metal silicide by thermal action on a boundary surface to the SiC substrate.

Assignees

Inventors

Classifications

  • with electromagnetic radiation, e.g. laser annealing (laser cutting H10P54/20) · CPC title

  • Polycrystalline · CPC title

  • Amorphous · CPC title

  • Silicon, silicon germanium or germanium · CPC title

  • to silicon carbide · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10347490B2 cover?
Production of an integrated circuit including an electrical contact on SiC is disclosed. One embodiment provides for production of an electrical contact on an SiC substrate, in which a conductive contact is produced on a boundary surface of the SiC substrate by irradiation and absorption of a laser pulse on an SiC substrate.
Who is the assignee on this patent?
Infineon Technologies Austria Ag
What technology area does this patent fall under?
Primary CPC classification H10D64/0123. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jul 09 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).