Filter networks for driving capacitive loads
US-11405022-B2 · Aug 2, 2022 · US
US10340891B1 · US · B1
| Field | Value |
|---|---|
| Publication number | US-10340891-B1 |
| Application number | US-201715847151-A |
| Country | US |
| Kind code | B1 |
| Filing date | Dec 19, 2017 |
| Priority date | Dec 19, 2017 |
| Publication date | Jul 2, 2019 |
| Grant date | Jul 2, 2019 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A differential elliptic filter circuit includes: a differential amplifier, feedback and feedforward paths. An upper pair and a lower pair of inverting feedback paths couple a corresponding one the differential signal outputs of the amplifier to an inverting one of a pair of inputs of the amplifier, to provide two complex conjugate poles, and establish upper and lower virtual grounds at the amplifier inputs. Upper and lower inverting feedforward paths couple corresponding passive nodes of the upper and lower pairs of inverting feedback paths to respectively the lower and upper virtual grounds to provide two zeros of the circuit. The upper and lower non-inverting feedforward paths couple an upper and lower one of a pair of differential signal inputs of the circuit to respectively the upper and lower virtual grounds to enable positioning of the two zeros of the circuit on an imaginary axis of a pole-zero plot.
Opening claim text (preview).
What is claimed is: 1. A differential elliptic filter circuit comprising: a pair of differential signal inputs; a differential amplifier including a pair of inputs and differential signal outputs; an upper pair and a lower pair of inverting feedback paths between a corresponding one the differential signal outputs and an inverting one of the pair of inputs of the differential amplifier, configured to provide two complex conjugate poles of the elliptic filter circuit, and to establish upper and lower virtual grounds at the inputs of the differential amplifier, wherein the upper and lower pair of inverting feedback paths each comprise a capacitor coupled in parallel with series coupled resistors between the corresponding one of the differential amplifier's outputs and the corresponding one of the virtual grounds, to provide complex conjugate poles of a low pass elliptic filter circuit, and the inverting and non-inverting feedforward paths cross-coupled and configured to provide complex conjugate zeros of the low pass elliptic filter circuit; an upper inverting feedforward path of the inverting feedforward path coupling a passive node of the upper pair of inverting feedback paths to the lower one of the virtual grounds, and a lower inverting feedforward path of the inverting feedforward path coupling a passive node of the lower pair of inverting feedback paths to the upper one of the virtual grounds, and the upper and lower inverting feedforward paths configured to provide two zeros of the elliptic filter circuit; and an upper non-inverting feedforward path coupling an upper one of the pair of differential signal inputs to the upper one of the virtual grounds, and a lower non-inverting feedforward path coupling a lower one of the pair of differential signal inputs to the lower one of the virtual grounds, to enable positioning of the two zeros of the filter circuit on an imaginary axis of a pole-zero plot of the elliptic filter circuit. 2. The differential elliptic filter circuit of claim 1 , further comprising: the upper and lower pairs of inverting feedback paths configured to provide complex conjugate poles of a low pass elliptic filter circuit; and the upper and a lower inverting feedforward paths each include a capacitor coupling a corresponding one of the passive nodes to a corresponding one of the virtual grounds, wherein the inverting and non-inverting feedforward paths provide complex conjugate zeros of the low pass elliptic filter circuit. 3. The differential elliptic filter circuit of claim 1 , further comprising: the upper and lower pairs of inverting feedback paths configured to provide complex conjugate poles of a high pass elliptic filter circuit; and the upper and a lower inverting feedforward paths each include a resistor coupling a corresponding one of the passive nodes to a corresponding one of the virtual grounds, wherein the inverting and non-inverting feedforward paths provide complex conjugate zeros of the high pass elliptic filter circuit. 4. The differential elliptic filter circuit of claim 1 , further comprising: the upper and lower pairs of inverting feedback paths configured to provide complex conjugate poles of a low pass elliptic filter circuit; and the upper and a lower non-inverting feedforward path including a capacitor coupled from a corresponding one of the pair of differential signal inputs to the corresponding one of the virtual grounds, wherein the inverting and non-inverting feedforward paths provide complex conjugate zeros of the low pass elliptic filter circuit. 5. The differential elliptic filter circuit of claim 1 , further comprising: the upper and lower pairs of inverting feedback paths configured to provide complex conjugate poles of a high pass elliptic filter circuit; and an upper and a lower non-inverting feedforward path including a resistor coupled from a corresponding one of the pair of differential signal inputs to the corresponding one of the virtual grounds, wherein the inverting and non-inverting feedforward paths provide complex conjugate zeros of the high pass elliptic filter circuit. 6. The differential elliptic filter circuit of claim 1 , further comprising: the upper and lower pair of inverting feedback paths each comprise a resistor coupled in parallel with series coupled capacitors between the corresponding one of the differential amplifier's outputs and the corresponding one of the virtual grounds, to provide complex conjugate poles of a high pass elliptic filter circuit; and the inverting and non-inverting feedforward paths configured to provide complex conjugate zeros of the high pass elliptic filter circuit.
Filters using the operational amplifier pole · CPC title
using a single operational amplifier (H03H11/1204 takes precedence; parallel-T filters H03H11/1295) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.