Safe communication mode for a high speed link

US10333565B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10333565-B2
Application numberUS-201815993192-A
CountryUS
Kind codeB2
Filing dateMay 30, 2018
Priority dateNov 5, 2015
Publication dateJun 25, 2019
Grant dateJun 25, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A transmitter for a high speed serial communications link, a serial communications link, and a receiver for a high speed serial communications link are disclosed herein. In one embodiment, the transmitter includes: (1) a communications interface connected to a transmission medium having multiple lanes, and (2) a safe mode circuit coupled to the communications interface and configured to send data over the transmission medium in a safe mode, wherein in the safe mode at least one of the lanes is dedicated to transmitting a link detect signal for link detection.

First claim

Opening claim text (preview).

What is claimed is: 1. A transmitter for a high speed, serial communications link, comprising: a communications interface connected to a transmission medium having multiple lanes; and a safe mode circuit coupled to said communications interface and configured to send data over said transmission medium in a safe mode, wherein in said safe mode at least one of said lanes is dedicated to transmitting a link detect signal for link detection, said safe mode circuit having a safe mode controller configured to establish a minimum set-up time for said safe mode, wherein said minimum set-up time is greater than a total of a maximum noise width, a strobe/data skew and a minimum set-up time of a receiver connected to said transmission medium. 2. The transmitter as recited in claim 1 further comprising transmission circuitry, different than said safe mode circuit, coupled to said communications interface and configured to send data over said transmission medium in a high speed mode. 3. The transmitter as recited in claim 1 wherein said link detect signal is a constant value. 4. The transmitter as recited in claim 1 wherein in said safe mode, at least two of said lanes are dedicated to link detection. 5. The transmitter as recited in claim 1 wherein in said safe mode, another one of said lanes is dedicated to a data strobe and different ones of said lanes are dedicated to transmit said data in said safe mode. 6. The transmitter as recited in claim 1 wherein in said safe mode, two of said lanes are dedicated to link detection, one of said lanes is dedicated to a data strobe, and four of said lanes are dedicated to transmit said data in said safe mode. 7. The transmitter as recited in claim 1 wherein said safe mode controller is further configured to establish a minimum hold time for said safe mode, wherein said minimum hold time for said safe mode is greater than a total of said maximum noise width, said strobe/data skew and a minimum hold time of said receiver. 8. The transmitter as recited in claim 1 wherein said safe mode circuit encodes said data with bit replication to send said data over said transmission medium in said safe mode. 9. The transmitter as recited in claim 1 wherein said safe mode circuit encodes said data as frequencies to send said data over said transmission medium in said safe mode, wherein separate frequencies are used to represent a value of zero and a value of one. 10. The transmitter as recited in claim 1 wherein said safe mode circuit sends said data over said transmission medium in a safe mode independent of training said transmission medium for high speed operation. 11. The transmitter as recited in claim 1 wherein said safe mode circuit includes a safe mode initializer coupled to said communications interface and a safe mode controller coupled to said communications interface, wherein said safe mode initializer is configured to set-up said serial communications link for said safe mode and said safe mode controller is configured to direct transmission of said data in said safe mode after said set-up. 12. The transmitter as recited in claim 11 wherein said safe mode initializer and said safe mode controller employ safe mode data patterns to set-up said serial communications link for said safe mode and to direct transmission of said data in said safe mode after said set-up. 13. The transmitter as recited in claim 1 further comprising a high speed path and a data interface configured to receive data to transmit over said transmission medium, wherein said safe mode circuit and said high speed path are connected between said data interface and said communications interface and provide separate communication paths therebetween. 14. A serial communications link, comprising: a transmitter having both a safe mode data transmit path and a high speed data transmit path; a transmission medium having multiple lanes; and a receiver coupled to said transmitter via said transmission medium and configured to receive data from said transmitter over at least some of said multiple lanes in both a safe mode and a high speed mode, wherein at least one of said lanes is dedicated to link detection and said transmitter transmits a link detect pattern to said receiver over said at least one of said lanes for said safe mode, wherein a minimum hold time for said safe mode is greater than a total of a maximum noise width, a strobe/data skew and a minimum hold time of said receiver. 15. The serial communications link as recited in claim 14 wherein in said safe mode, said transmitter transmits said data to said receiver without deskewing said multiple lanes. 16. The serial communications link as recited in claim 14 wherein said transmission medium includes multiple lanes and each of said lanes are used to transmit data in a high speed mode and less than all of said lanes are used to transmit data in said safe mode. 17. The serial communications link as recited in claim 14 wherein said serial communications link operates in said safe mode, a training mode and said high speed mode, wherein said safe mode is independent of said training mode and said high speed mode is dependent on said training mode. 18. A receiver for a high speed, serial communications link, comprising: a receive interface connected to a transmission medium having multiple lanes; receiving circuitry coupled to said receive interface and configured to receive data from said transmission medium in a high speed mode; and a safe receive circuit, different than said receiving circuitry, coupled to said receive interface and configured to receive data from said transmission medium in a safe mode, wherein in said safe mode at least one of said lanes is dedicated to a link detect signal for link detection, wherein a minimum set-up time of said safe mode is greater than a total of a maximum noise width, a strobe/data skew and a minimum set-up time of said receiver, and a minimum hold time of said safe mode is greater than a total of said maximum noise width, said strobe/data skew and a minimum hold time of said receiver. 19. The receiver as recited in claim 18 wherein said safe receive circuit is further configured to determine lane reversal and polarity reversal of at least some of said multiple lanes. 20. The receiver as recited in claim 19 wherein said safe receive circuit is further configured to detect said link detect signal and operate in said safe mode after determining said lane reversal and said polarity reversal.

Assignees

Inventors

Classifications

  • Arrangements for coupling common mode signals · CPC title

  • input devices, e.g. keyboards, mice or controllers thereof · CPC title

  • Arrangements for coupling to transmission lines (duplexing arrangements H04L5/14; line equalisers, line build-out devices H04L25/03878) · CPC title

  • H04B1/04Primary

    Circuits · CPC title

  • Interworking of session control protocols · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10333565B2 cover?
A transmitter for a high speed serial communications link, a serial communications link, and a receiver for a high speed serial communications link are disclosed herein. In one embodiment, the transmitter includes: (1) a communications interface connected to a transmission medium having multiple lanes, and (2) a safe mode circuit coupled to the communications interface and configured to send da…
Who is the assignee on this patent?
Nvidia Corp
What technology area does this patent fall under?
Primary CPC classification H04L25/0264. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jun 25 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).