Amplifier circuit and method for adaptive amplifier biasing
US-2016344355-A1 · Nov 24, 2016 · US
US10326416B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10326416-B2 |
| Application number | US-201815964776-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 27, 2018 |
| Priority date | Apr 28, 2017 |
| Publication date | Jun 18, 2019 |
| Grant date | Jun 18, 2019 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An amplifier that amplifies a differential signal includes first and second input terminals for receiving two input signals; first and second diodes each including an anode and a cathode, the anodes being electrically connected to the first and second input terminals; first and second bias current sources being respectively electrically connected to the cathodes of the first and second diodes; an operational amplifier connected to the cathode of the first diode and the cathode of the second diode and configured to amplify a differential signal between signals generated at the cathodes of the first and second diodes; a capacitive element being electrically connected between an input and an output of the operational amplifier; and a differential amplifier provided between the operational amplifier and the first and second input terminals and configured to amplify the two input signals. The first and second bias current sources include a current mirror circuit.
Opening claim text (preview).
What is claimed is: 1. An amplifier that amplifies a differential signal between two input signals, the amplifier comprising: a first input terminal for receiving one of the two input signals; a second input terminal for receiving another of the two input signals; a first diode having an anode and a cathode, the anode being electrically coupled to the first input terminal; a second diode having an anode and a cathode, the anode being electrically coupled to the second input terminal; a first bias current source electrically connected to the cathode of the first diode, the first bias current source being configured to supply a first current to the first diode; a second bias current source electrically connected to the cathode of the second diode, the second bias current source being configured to supply a second current to the second diode; an operational amplifier including a non-inverting input, an inverting input, and a non-inverting output, the non-inverting input being connected to the cathode of the first diode, the inverting input being connected to the cathode of the second diode, the operational amplifier being configured to amplify a differential signal between a signal generated at the cathode of the first diode and a signal generated at the cathode of the second diode, the non-inverting output being configured to output an amplified differential signal; a feedback capacitive element electrically connected between the inverting input and the non-inverting output of the operational amplifier; and a differential amplifier provided between the operational amplifier and the first input terminal and the second input terminal, the differential amplifier including a bipolar transistor pair amplifying the two input signals, wherein the first and second bias current sources include a current mirror circuit. 2. The amplifier according to claim 1 , further comprising a low pass filter provided downstream of the first input terminal and the second input terminal, and upstream of the first diode and the second diode. 3. The amplifier according to claim 2 , wherein the low pass filter includes a first resistive element, a second resistive element, and a capacitive element, the first input terminal is electrically connected to the first diode via the first resistive element, the second input terminal is electrically connected to the second diode via the second resistive element, and the capacitive element is connected between one end of the first resistive element on the first diode side and one end of the second resistive element on the second diode side. 4. The amplifier according to claim 2 , wherein the current mirror circuit is configured to generate a control signal, and wherein the current supplied by the first bias current source and the current supplied by the second bias current source are adjusted in accordance with the control signal. 5. The amplifier according to claim 4 , wherein the current mirror circuit includes a first current mirror circuit, a second current mirror circuit, and a third current mirror circuit, the first current mirror circuit outputs a first output current having a magnitude of 1/P (P is a real number equal to or greater than 1) with respect to a first input current, the second current mirror circuit outputs a second output current having a magnitude of 1/Q (Q is a real number equal to or greater than 1) with respect to a second input current, the third current mirror circuit outputs a third output current having a magnitude of 1/R (R is a real number equal to or greater than 1) with respect to a third input current, and the current supplied by the first bias current source and the current supplied by the second bias current source are set to be 1/(P×Q×R) times a magnitude of the first input current by configuring the current mirror circuit so that the first output current is identical to the second input current and the second output current is identical to the third input current. 6. The amplifier according to claim 1 , wherein when the non-inverting input receives a decreasing voltage and the inverting input concurrently receives an increasing voltage, the non-inverting output outputs a decreasing voltage, and when the non-inverting input receives an increasing voltage and the inverting input concurrently receives a decreasing voltage, the non-inverting output outputs an increasing voltage. 7. The amplifier according to claim 6 , wherein the operational amplifier further includes an inverting output, and amplifies a differential signal input to the non-inverting input and the inverting input and outputs the amplified differential signal from the non-inverting output and the inverting output. 8. The amplifier according to claim 1 , wherein electrical characteristics of the first diode are set to be substantially identical to electrical characteristics of the second diode, and a magnitude of the current supplied by the first bias current source is set to be substantially identical to a magnitude of the current supplied by the second bias current source. 9. The amplifier according to claim 1 , wherein the differential amplifier includes two bipolar transistors constituting a transistor pair, a resistive element, and a constant current source, the transistor pair is electrically connected to a first supply line for applying a first supply voltage via the resistive element, and is electrically connected to a second supply line for applying a second supply voltage via the constant current source, and the first supply voltage is set to be higher than the second supply voltage. 10. The amplifier according to claim 9 , wherein the first supply voltage is set to a positive value and the second supply voltage is set to a ground potential.
Combinations of amplifiers, e.g. multi-channel amplifiers for stereophonics {(power amplifiers using a combination of several semiconductor amplifiers H03F3/211; combinations of amplifiers using coupling networks with distributed constants H03F3/602)} · CPC title
One or more added resistors to the amplifying transistors in the differential amplifier · CPC title
using IC blocks as the active amplifying circuit · CPC title
Folded cascode stages · CPC title
the LC comprising one or more diodes as level shifter · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.