Semiconductor module

US10325895B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10325895-B2
Application numberUS-201715459982-A
CountryUS
Kind codeB2
Filing dateMar 15, 2017
Priority dateSep 27, 2016
Publication dateJun 18, 2019
Grant dateJun 18, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

It is an object of the present invention to provide a semiconductor module in which a bonded portion has high reliability, and that has a small area. A semiconductor module includes a plurality of metal plates extending in a horizontal direction and stacked in a vertical direction, at least one switching element, and at least one circuit element. The at least one switching element is bonded between two of the plurality of metal plates, facing each other in a vertical direction. The at least one circuit element is bonded between two of the plurality of metal plates, facing each other in a vertical direction. Disposed between the plurality of metal plates is an insulating material. At least one of the plurality of metal plates is bonded to the at least one switching element and the at least one circuit element.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor module comprising: a plurality of metal plates extending in a horizontal direction and stacked in a vertical direction; at least one switching element; and at least one circuit element, wherein said at least one switching element is bonded between two of said plurality of metal plates, facing each other in a vertical direction, said at least one circuit element is bonded between two of said plurality of metal plates, facing each other in a vertical direction, an insulating material is disposed between said plurality of metal plates, and at least one of said plurality of metal plates is bonded to said switching element and said circuit element. 2. The semiconductor module according to claim 1 , wherein an insulating substrate is disposed between two of said plurality of metal plates, facing each other, said insulating substrate being said insulating material, and said at least one circuit element is bonded between said two metal plates facing each other in a vertical direction in such a manner that said at least one circuit element extends through said insulating substrate. 3. The semiconductor module according to claim 1 , wherein an insulating resin is disposed between two of said plurality of metal plates, facing each other, said insulating resin being said insulating material, and said at least one circuit element is bonded between said two metal plates facing each other in a vertical direction, and is sealed by said insulating resin. 4. The semiconductor module according to claim 1 , wherein said at least one circuit element comprises a plurality of circuit elements, an insulating substrate is disposed between two of said plurality of metal plates, facing each other in a vertical direction, said insulating substrate being said insulating material, said at least one of said plurality of circuit elements is bonded between said two metal plates facing each other in such a manner that said at least one circuit element extends through said insulating substrate, an insulating resin is disposed between two of said plurality of metal plates, facing each other in a vertical direction, said insulating resin being said insulating material, and said at least one of said plurality of circuit elements is bonded between said two metal plates facing each other, and is sealed by said insulating resin. 5. The semiconductor module according to claim 1 , wherein said at least one circuit element comprises a plurality of circuit elements, and said plurality of circuit elements connected in series are bonded between two of said plurality of metal plates, facing each other in a vertical direction. 6. The semiconductor module according to claim 1 , wherein said at least one switching element comprises electrodes on both surfaces, said electrodes on both surfaces of said at least one switching element are bonded, in a face-to-face manner, to respective two of said plurality of metal plates, facing each other in a vertical direction, through a conductive bonding material, said at least one circuit element comprises electrodes at both ends, and said electrodes at both ends of said at least one circuit element are bonded, in a face-to-face manner, to respective two of said plurality of metal plates, facing each other in a vertical direction, through a conductive bonding material. 7. The semiconductor module according claim 1 , further comprising a snubber circuit configured to prevent a surge voltage caused by a switching operation of said at least one switching element, wherein said snubber circuit comprises a part of said plurality of metal plates and said at least one circuit element. 8. The semiconductor module according to claim 1 , wherein said at least one circuit element comprises a passive element, and said passive element is a capacitor or a resistor element. 9. The semiconductor module according to claim 1 , wherein each of said plurality of metal plates has a thickness of 0.25 mm or greater. 10. The semiconductor module according to claim 2 , wherein said insulating substrate contains a ceramic material, and said insulating substrate has a thickness of 0.32 mm or greater. 11. The semiconductor module according to claim 4 , wherein said insulating substrate contains a ceramic material, and said insulating substrate has a thickness of 032 mm or greater. 12. The semiconductor module according to claim 3 , wherein said insulating resin has a thickness of 0.1 mm or greater. 13. The semiconductor module according to claim 4 , wherein said insulating resin has a thickness of 0.1 mm or greater. 14. The semiconductor module according to claim 1 , wherein said at least one switching element is an IGBT. 15. The semiconductor module according to claim 1 , wherein said at least one switching element is a MOSFET. 16. The semiconductor module according to claim 14 , wherein said at least one switching element contains silicon carbide. 17. The semiconductor module according to claim 15 , wherein said at least one switching element contains silicon carbide.

Assignees

Inventors

Classifications

  • Multiple chips on leadframes · CPC title

  • between a chip and a laterally-adjacent discrete passive device · CPC title

  • between a chip and a stacked insulating package substrate, interposer or RDL · CPC title

  • between laterally-adjacent chips · CPC title

  • between a chip and a stacked discrete passive device · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10325895B2 cover?
It is an object of the present invention to provide a semiconductor module in which a bonded portion has high reliability, and that has a small area. A semiconductor module includes a plurality of metal plates extending in a horizontal direction and stacked in a vertical direction, at least one switching element, and at least one circuit element. The at least one switching element is bonded bet…
Who is the assignee on this patent?
Mitsubishi Electric Corp
What technology area does this patent fall under?
Primary CPC classification H10W40/255. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jun 18 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).