Chip for use in an operating device for lighting means and operating device comprising such a chip

US10314126B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10314126-B2
Application numberUS-201615538731-A
CountryUS
Kind codeB2
Filing dateFeb 26, 2016
Priority dateFeb 26, 2015
Publication dateJun 4, 2019
Grant dateJun 4, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The invention relates to a chip (1) for use in an operating device for lighting means, wherein the chip (1) is designed to control a processing block (2) of an operating device for lighting means, wherein the chip (1) can control a plurality of different processing blocks (2) which differ in their function, wherein the chip (1) is designed to select on the basis of at least one signal applied to the chip (1) what type of processing block (2) should be controlled.

First claim

Opening claim text (preview).

What is claimed is: 1. A chip ( 1 ) for use in an operating device for lighting means, wherein the chip ( 1 ) is configured to control at least one processing block ( 2 ) in the operating device for lighting means, and wherein the chip ( 1 ) is adapted to control a plurality of different processing blocks ( 2 ) which differ in function, and the chip ( 1 ) is configured to select on the basis of at least one signal applied to the chip ( 1 ) what type of processing block ( 2 ) should be controlled; wherein the chip ( 1 ) has several pins ( 4 , 5 ) for the output and the reception of signals; a control unit ( 6 ) is provided in the chip ( 1 ) for each processing block ( 2 ) of the plurality of different processing blocks ( 2 ) differing in their function that can control the chip ( 1 ); and the chip ( 1 ) is configured such that each control unit ( 6 ) of the chip ( 1 ) can be connected with each pin ( 4 , 5 ) of the chip ( 1 ). 2. The chip according to claim 1 , wherein at least one processing block is selected from a performance correction filter (PFC) block, a half-bridge block, a buck converter block, a SEPIC converter block, a buck boost converter block, a forward converter block, or a fly back converter block. 3. The chip according to claim 2 wherein the chip ( 1 ) is configured to output control signals to control the processing block; and the control of the processing block ( 2 ) is based on an input signal applied to the chip ( 1 ). 4. The chip according to claim 3 wherein the selection of what type of processing block ( 2 ) should be controlled is based on the input signal; and the input signal has different parameters and the selection is based on at least one parameter chosen from the curve form, the frequency, the amplitude, the duty cycles, the threshold values, timings and max values of the input signal. 5. The chip according to claim 1 wherein the selection of which type of processing block ( 2 ) should be controlled is based on a selection signal applied to the chip ( 1 ); and the selection is based on the voltage level of the selection signal. 6. The chip according to claim 1 , wherein controllable switches and/or gates ( 7 ) are disposed between the control units ( 6 ) and the pins ( 4 , 5 ) in the chip ( 1 ); the chip ( 1 ) is configured such that the controllable switches and/or gates ( 7 ) are controlled by the signal applied to the chip ( 1 ) to select what type of processing block ( 2 ) should be controlled; and comparators ( 8 ) are included in the chip ( 1 ), which can control the controllable switches and/or gates ( 7 ) depending on the signal applied to the chip ( 1 ) to select what type of processing block ( 2 ) should be controlled. 7. The chip according to claim 6 , wherein the controllable switches and/or gates comprise FET transistors ( 7 ). 8. The chip according to claim 6 , wherein the controllable switches and/or gates comprise one or several multiplexers. 9. The chip according to claim 1 , wherein the chip has a pin ( 3 ), and the pin ( 3 ) is used in a programming mode during the production of the operating device for the receipt of a selection signal and is used in normal operation to receive and/or output other signals. 10. An operating device for LED lighting means wherein the operating device is provided with at least one processing block ( 2 ) and at least one chip ( 1 ) assigned to the processing block ( 2 ) in accordance with claim 1 . 11. The operating device for lighting means according to claim 10 , wherein the operating device has several processing blocks ( 2 ) that comprise a different function each, wherein a chip ( 1 ) is assigned to each processing block; the processing blocks ( 2 ) of the operating device comprise a performance factor correction filter (PFC) block, half-bridge block, buck converter block, SEPIC converter block, buck boost converter block, forward converter block or fly back converter block; and the processing blocks ( 2 ) have controllable switches and/or gates that are controlled by the chips ( 1 ). 12. A chip ( 1 ) for use in an operating device for lighting means, wherein the chip ( 1 ) is configured to control at least one processing block ( 2 ) in the operating device for lighting means, and wherein the chip ( 1 ) is adapted to control a plurality of different processing blocks ( 2 ) which differ in function, and the chip ( 1 ) is configured to select on the basis of at least one signal applied to the chip ( 1 ) what type of processing block ( 2 ) should be controlled; wherein the chip has a pin ( 3 ), and the pin ( 3 ) is used in a programming mode during the production of the operating device for the receipt of a selection signal and is used in normal operation to receive and/or output other signals. 13. The chip according to claim 12 , wherein at least one processing block is selected from a performance correction filter (PFC) block, a half-bridge block, a buck converter block, a SEPIC converter block, a buck boost converter block, a forward converter block, or a fly back converter block. 14. The chip according to claim 13 wherein the chip ( 1 ) is configured to output control signals to control the processing block; and the control of the processing block ( 2 ) is based on an input signal applied to the chip ( 1 ). 15. The chip according to claim 14 wherein the selection of what type of processing block ( 2 ) should be controlled is based on the input signal; and the input signal has different parameters and the selection is based on at least one parameter chosen from the curve form, the frequency, the amplitude, the duty cycles, the threshold values, timings and max values of the input signal. 16. The chip according to claim 12 wherein the selection of which type of processing block ( 2 ) should be controlled is based on a selection signal applied to the chip ( 1 ); and the selection is based on the voltage level of the selection signal. 17. The chip according to claim 12 , wherein controllable switches and/or gates ( 7 ) are disposed between the control units ( 6 ) and the pins ( 4 , 5 ) in the chip ( 1 ); the chip ( 1 ) is configured such that the controllable switches and/or gates ( 7 ) are controlled by the signal applied to the chip ( 1 ) to select what type of processing block ( 2 ) should be controlled; and comparators ( 8 ) are included in the chip ( 1 ), which can control the controllable switches and/or gates ( 7 ) depending on the signal applied to the chip ( 1 ) to select what type of processing block ( 2 ) should be controlled. 18. The chip according to claim 17 , wherein the controllable switches and/ or gates comprise FET transistors ( 7 ). 19. The chip according to claim 17 , wherein the controllable switches and/or gates comprise one or several multiplexers. 20. An operating device for LED lighting means wherein the operating device is provided with at least one processing block ( 2 ) and at least one chip ( 1 ) assigned to the processing block ( 2 ) in accordance with claim 12 . 21. The operating device for lighting means according to claim 20 , wherein the operating device has several processing blocks ( 2 ) that comprise a different function each, wherein a chip ( 1 ) is assigned to each processing block; the processing blocks ( 2 ) of the operating device comprise a performance factor correction filter (PFC) block, half-bridge block, buck converter block, SEPIC converter block, buck boost converter block, forward converter block or fly back converter block; and the processing blocks ( 2 ) have controllable switch

Assignees

Inventors

Classifications

  • H05B45/37Primary

    Converter circuits · CPC title

  • Electricity · mapped topic

  • Electricity · mapped topic

  • H05B45/375Primary

    using buck topology · CPC title

  • Power factor correction [PFC]; Reactive power compensation · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10314126B2 cover?
The invention relates to a chip (1) for use in an operating device for lighting means, wherein the chip (1) is designed to control a processing block (2) of an operating device for lighting means, wherein the chip (1) can control a plurality of different processing blocks (2) which differ in their function, wherein the chip (1) is designed to select on the basis of at least one signal applied t…
Who is the assignee on this patent?
Tridonic Gmbh & Co Kg
What technology area does this patent fall under?
Primary CPC classification H05B45/37. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jun 04 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).