Method for protecting an integrated circuit against unauthorized access

US10311253B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10311253-B2
Application numberUS-201414913569-A
CountryUS
Kind codeB2
Filing dateJul 15, 2014
Priority dateAug 22, 2013
Publication dateJun 4, 2019
Grant dateJun 4, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method for protecting an integrated circuit against unauthorized access to key registers, wherein functions and/or applications of the integrated circuit are unlocked and/or activated via data stored in key registers, such as during the start-up of the integrated circuit and/or during ongoing operation, where if such a key register is accessed, the data word used to perform the access is compared with specified key data, and if access via a data word deviating from the specified key data is detected, the access is marked as unauthorized, the access marked as unauthorized is then recorded and evaluated, and after the analysis, appropriate protective measures are triggered to prevent further unauthorized access such that a key register method for protecting sensitive data is expanded in a simple manner and hacker attacks are quickly detected and thwarted.

First claim

Opening claim text (preview).

The invention claimed is: 1. A method for protecting against unauthorized accessing of key registers in an integrated, electronic circuit, wherein functions of the integrated, electronic circuit are at least one of enabled and activated by storing predefined key data in said key registers, the method comprising: comparing a used data word with key data when specific key registers are accessed; marking the specific key registers accesses using a data word at variance with the stored predefined key data as unauthorized; recording and analyzing the specific key registers accesses marked as unauthorized, said analyzing comprising detecting patterns of accesses comprising a data word which is incremented and marked as unauthorized; and initiating predefined protective measures after analysis of the unauthorized accesses based on said detected patterns of accesses comprising the data word which is incremented and marked as unauthorized. 2. The method as claimed in claim 1 , wherein said unauthorized accesses to the specific key registers comprises evaluating at least one of (i) a number of unauthorized accesses and (ii) a number of unauthorized accesses within a predefined period of time. 3. The method as claimed in claim 2 , wherein, in a case of a startup process, security functions of the integrated, electronic circuit are immediately activated as a protective measure based on evaluation of the unauthorized accesses. 4. The method as claimed in claim 2 , wherein, in the case of the startup process, the integrated, electronic circuit is reset to a defined initial state as a protective measure based on the evaluation of the unauthorized accesses. 5. The method as claimed in claim 4 , further comprising: performing a check to determine whether a predefined number of unauthorized accesses has been exceeded for an integrated circuit reset. 6. The method as claimed in claim 2 , wherein a message comprising an interrupt request or a specific reset request is transmitted to currently operating components of the integrated, electronic circuit as a protective measure during ongoing operation based on results of the analysis. 7. The method as claimed in claim 2 , wherein specified functions of the integrated, electronic circuit are deactivated as a protective measure during ongoing operation based on results of the analysis. 8. The method as claimed in claim 1 , wherein, in a case of a startup process, security functions of the integrated, electronic circuit are immediately activated as a protective measure based on evaluation of the unauthorized accesses. 9. The method as claimed in claim 8 , wherein the protective measures for the startup process are deactivated after a successful startup. 10. The method as claimed in claim 1 , wherein a message comprising an interrupt request or a specific reset request is transmitted to currently operating components of the integrated, electronic circuit as a protective measure during ongoing operation based on results of the analysis. 11. The method as claimed in claim 1 , wherein specified functions of the integrated, electronic circuit are deactivated as a protective measure during ongoing operation based on results of the analysis.

Assignees

Inventors

Classifications

  • G06F21/629Primary

    to features or functions of an application · CPC title

  • Detecting local intrusion or implementing counter-measures · CPC title

  • to assure secure computing or processing of information · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10311253B2 cover?
A method for protecting an integrated circuit against unauthorized access to key registers, wherein functions and/or applications of the integrated circuit are unlocked and/or activated via data stored in key registers, such as during the start-up of the integrated circuit and/or during ongoing operation, where if such a key register is accessed, the data word used to perform the access is comp…
Who is the assignee on this patent?
Siemens Ag Oesterreich
What technology area does this patent fall under?
Primary CPC classification G06F21/629. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jun 04 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).