Authentication and information system for reusable surgical instruments

US10303641B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10303641-B2
Application numberUS-201816160551-A
CountryUS
Kind codeB2
Filing dateOct 15, 2018
Priority dateMay 7, 2014
Publication dateMay 28, 2019
Grant dateMay 28, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An authentication and information system for use in a surgical stapling system includes a microprocessor configured to demultiplex data from a plurality of components in the surgical system. The authentication and information system can include one wire chips and a coupling assembly with a communication connection.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of authenticating first and second components of a surgical system, the method comprising: receiving a first authentication signal of a first component from a first microchip at a second microchip over a single wire bus of the second microchip which interconnects the first and second microchips; switching a ground wire of the second microchip OFF with a microprocessor to select a transmit mode of the second microchip after receiving the first authentication signal, the microprocessor interconnected with the second microchip via a second bus and the ground wire; and transmitting a first data signal from the second microchip to the first microchip over the single wire bus after switching the ground wire OFF. 2. The method according to claim 1 , wherein receiving the first authentication signal from the first microchip includes receiving the first authentication signal at the microprocessor over the second bus. 3. The method according to claim 2 , wherein transmitting the second authentication signal includes the microprocessor transmitting the second authentication signal to the second microchip over the second bus. 4. The method according to claim 1 , further comprising transmitting and receiving signals between the second microchip and the microprocessor over the second bus. 5. The method according to claim 4 , wherein the microprocessor multiplexes signals over the second bus. 6. The method according to claim 1 , further comprising switching the ground wire ON with the microprocessor to select a receive mode of the second microchip. 7. The method according to claim 6 , wherein switching the ground wire ON occurs after transmitting the second authentication signal. 8. The method according to claim 7 , further comprising receiving a second authentication signal from the first microchip at the second microchip over the single wire bus. 9. The method according to claim 8 , further comprising switching the ground wire OFF and transmitting a second data signal from the second microchip to the first microchip after receiving the second authentication signal. 10. The method according to claim 9 , wherein the first authentication signal is from a first component in communication with the first microchip and the second authentication signal is from a second component in communication with the first microchip. 11. The method according to claim 1 , further comprising receiving a second authentication signal from a third microchip at the second microchip, the second and third microchips interconnected by the single wire bus of the second microchip. 12. A surgical system, comprising: a handle assembly; an adapter assembly releaseably coupled to the handle assembly; a loading unit having a tool assembly; a loading unit chip disposed within the loading unit, the loading unit chip storing data indicative of one or more properties of the tool assembly; and a controller disposed within the handle assembly and storing a program, the controller including a microprocessor in communication with the loading unit chip over a single wire bus, the microprocessor including a ground wire and configured to switch the loading unit chip between a receive mode and a transmit mode by switching the ground wire between ON and OFF positions 33 . 13. The surgical system according to claim 12 , wherein the microprocessor is configured to multiplex data from the loading unit chip. 14. The surgical system according to claim 12 , wherein the controller includes a controller chip connected to the microprocessor via a second bus and the ground wire and in communication with the loading unit chip over the single wire bus. 15. The surgical system according to claim 14 , wherein the microprocessor is configured to switch the controller chip between a receive mode and a transmit mode by switching the ground wire between ON and OFF positions. 16. The surgical system according to claim 14 , wherein the second bus is a one-wire bus. 17. The surgical system according to claim 12 , wherein the one or more properties of the tool assembly includes whether the tool assembly is articulable relative to the loading unit. 18. The surgical system according to claim 17 , wherein the controller reads the data and prevents actuation of an articulation link in the adapter assembly and/or loading unit if the data indicates that the tool assembly is not articulatable. 19. The surgical system according to claim 12 , wherein the adapter includes an adapter chip in communication with the microprocessor over the single wire bus, the adapter chip storing data indicative of one or more properties of the adapter. 20. The surgical system according to claim 19 , wherein the microprocessor is configured to switch the adapter chip between a receive mode and a transmit mode by switching the ground wire between ON and OFF positions.

Assignees

Inventors

Classifications

  • Subject matter not provided for in other main groups of this subclass · CPC title

  • using electromagnetic means, e.g. transponders · CPC title

  • on a serial bus, e.g. I2C bus, SPI bus (on daisy chain buses G06F13/4247) · CPC title

  • the staples being applied sequentially · CPC title

  • Electrical control of surgical instruments · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10303641B2 cover?
An authentication and information system for use in a surgical stapling system includes a microprocessor configured to demultiplex data from a plurality of components in the surgical system. The authentication and information system can include one wire chips and a coupling assembly with a communication connection.
Who is the assignee on this patent?
Covidien Lp
What technology area does this patent fall under?
Primary CPC classification A61B17/07207. Mapped technology areas include Human Necessities.
When was this patent published?
Publication date Tue May 28 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).