Method for manufacturing display device

US10297797B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10297797-B2
Application numberUS-201815911311-A
CountryUS
Kind codeB2
Filing dateMar 5, 2018
Priority dateMar 8, 2017
Publication dateMay 21, 2019
Grant dateMay 21, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method for manufacturing a display device includes forming an insulating layer embedding a transistor arranged on a substrate, forming a first electrode electrically connected with the transistor above the insulating layer, forming a partition wall layer having an opening part covering a periphery edge part of the first electrode and exposing an inner side region of the first electrode, forming an organic layer including an organic electroluminescent material above the first electrode, forming a second electrode above the partition layer and the organic layer, and forming a sealing layer above the second electrode. Deposition of the second electrode includes a film deposition step of an electrode layer having a thinner film thickness than a target film thickness of the second electrode, and a waiting step after completion of the deposition step of the electrode layer.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for manufacturing a display device, the method comprising: forming an insulating layer embedding a transistor arranged on a substrate; forming a first electrode electrically connected with the transistor above the insulating layer; forming a partition wall layer having an opening part covering a periphery edge part of the first electrode and exposing an inner side region of the first electrode; forming an organic layer including an organic electroluminescent material above the first electrode; forming a second electrode above the partition wall layer and the organic layer; and forming a sealing layer above the second electrode, wherein the forming of the second electrode includes a film deposition step of a unit electrode layer, and a waiting step after completion of the film deposition step of the unit electrode layer, and the film deposition step of the unit electrode layer and the waiting step are repeated until a total thickness of the second electrode layer reaches a target film thickness. 2. The method according to claim 1 , wherein a film thickness of the unit electrode layer to be formed in each the film deposition step is constant and the film deposition step and the waiting step are repeated until the desired film thickness is reached. 3. The method according to claim 1 , wherein a film thickness and composition of each the unit electrode layer to be formed in each the film deposition step are constant and the film deposition step and the waiting step are repeated until the desired film thickness is reached. 4. The method according to claim 1 , wherein the unit electrode layer to be formed in the film deposition step is formed by a transparent conductive film. 5. The method according to claim 4 , wherein the transparent conductive film is one type selected from indium tin oxide, indium zinc oxide, zinc oxide doped with aluminum or zinc oxide doped with gallium. 6. The method according to claim 1 , wherein the second electrode is fabricated by a sputtering method. 7. The method according to claim 6 , wherein pressure of the waiting step is low with respect to sputtering pressure in the film deposition step. 8. The method according to claim 7 , wherein the waiting step is carried out under a vacuum evacuation. 9. The method according to claim 1 , wherein the film deposition step for forming the second electrode is carried out successively for each of a plurality of the substrates in a sputtering apparatus. 10. The method according to claim 9 , wherein the film deposition step for forming the second electrode is carried out successively for each of a plurality of the substrates until an accumulated value of the film thickness of the unit electrode layer to be formed reaches a fixed standard. 11. The method according to claim 10 , wherein a cleaning treatment is carried out in the sputtering apparatus when the fixed standard is reached so as to remove a deposit of a sputtering target attached to the sputtering apparatus. 12. The method according to claim 11 , wherein the cleaning treatment is a removal treatment of the deposit attached to a non-erosion region of the sputtering target. 13. The method according to claim 12 , wherein the cleaning treatment is a treatment for widening a swing range of a magnet arranged on a rear surface of the sputtering target up to the non-erosion region.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10297797B2 cover?
A method for manufacturing a display device includes forming an insulating layer embedding a transistor arranged on a substrate, forming a first electrode electrically connected with the transistor above the insulating layer, forming a partition wall layer having an opening part covering a periphery edge part of the first electrode and exposing an inner side region of the first electrode, formi…
Who is the assignee on this patent?
Japan Display Inc
What technology area does this patent fall under?
Primary CPC classification H01L51/56. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue May 21 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).