Electrical shielding using bar vias and associated methods

US10292259B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10292259-B2
Application numberUS-201615142213-A
CountryUS
Kind codeB2
Filing dateApr 29, 2016
Priority dateApr 29, 2016
Publication dateMay 14, 2019
Grant dateMay 14, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An electronic device disclosed herein includes a first conductor layer, a first nonconducting layer, and a second conductor layer in a stacked arrangement. A signal carrying conductive via is formed in the first nonconducting layer and extends between the first conductor layer and the second conductor layer. A shielding conductive via is formed in the first nonconducting layer, is not electrically coupled to the signal carrying conductive via, and substantially completely surrounds the signal carrying conductive via in spaced apart relation thereto.

First claim

Opening claim text (preview).

The invention claimed is: 1. An electronic device, comprising: a first conductor layer, a first nonconducting layer, and a second conductor layer in a stacked arrangement; a first signal carrying conductive via formed in the first nonconducting layer and extending between the first conductor layer and the second conductor layer; a first shielding conductive via formed in the first nonconducting layer, not electrically coupled to the first signal carrying conductive via, and surrounding the first signal carrying conductive via in spaced apart relation thereto; wherein the first shielding conductive via forms an arcuate shape about the first signal carrying conductive via; a second signal carrying conductive via formed in the first nonconducting layer and extending between the first conductor layer and the second conductor layer; a second shielding conductive via formed in the first nonconducting layer, spaced apart from the first shielding conductive via, not electrically coupled to the second signal carrying conductive via, and surrounding the second signal carrying conductive via in spaced apart relation thereto; wherein the second shielding conductive via forms an arcuate shape about the second signal carrying conductive via; wherein the first shielding conductive via has a same height as the first signal carrying conductive via; wherein the first shielding conductive via has an unchanging diameter along its entire vertical length in the first nonconductive layer; wherein the second shielding conductive via has a same height as the second signal carrying conductive via; wherein the second shielding conductive via has an unchanging diameter along its entire vertical length in the first nonconductive layer; a signal carrying conductive trace formed in the first conductor layer and electrically coupling the first signal carrying conductive via to the second signal carrying conductive via; and wherein the first and second shielding conductive vias at least partially surround the signal carrying conductive trace in spaced apart relation thereto. 2. The electronic device of claim 1 , wherein the first shielding conductive via has a height no greater than a height of the first signal carrying conductive via. 3. The electronic device of claim 1 , wherein the first shielding conductive via does not extend beyond the first and second conductor layers. 4. The electronic device of claim 1 , wherein the first shielding conductive via does not more than partially surround conductive structures that are not directly electrically coupled to the first signal carrying conductive via. 5. The electronic device of claim 1 , wherein the first shielding conductive via at least partially surrounds only conductive structures that are directly electrically coupled to the first signal carrying conductive trace. 6. The electronic device of claim 1 , wherein the first shielding conductive via is coupled to a ground node. 7. The electronic device of claim 1 , wherein the first shielding conductive via is electrically floating. 8. The electronic device of claim 1 , wherein the first shielding conductive via and second conductive via are not electrically coupled to one another. 9. The electronic device of claim 1 , wherein the signal carrying conductive trace lacks shielding other than by the first and second shielding conductive vias.

Assignees

Inventors

Classifications

  • for shielding around a single via or around a group of vias, e.g. coaxial vias or vias surrounded by a grounded via fence · CPC title

  • H05K1/0251Primary

    related to vias or transitions between vias and transmission lines · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10292259B2 cover?
An electronic device disclosed herein includes a first conductor layer, a first nonconducting layer, and a second conductor layer in a stacked arrangement. A signal carrying conductive via is formed in the first nonconducting layer and extends between the first conductor layer and the second conductor layer. A shielding conductive via is formed in the first nonconducting layer, is not electrica…
Who is the assignee on this patent?
St Microelectronics Grenoble 2
What technology area does this patent fall under?
Primary CPC classification H05K1/0251. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue May 14 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).