Using a standard USB Type-C connector to communicate both USB 3.x and displayport data

US10289584B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10289584-B2
Application numberUS-201715399402-A
CountryUS
Kind codeB2
Filing dateJan 5, 2017
Priority dateJan 6, 2016
Publication dateMay 14, 2019
Grant dateMay 14, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

According to one embodiment, an electronic device includes a USB Type-C connector connected to a second electronic device, a processor connected to the USB Type-C connector and including four terminals outputting an image signal, and a USB controller connected to the USB Type-C connector and including two terminals outputting USB 3.x signal. The USB Type-C connector includes two USB 2.0 pins D and D defined under USB Type-C standard and four USB 3.x pins TX1, RX1, TX2 and RX2 defined under the USB Type-C standard. The image signal and the USB 3.x signal are output via the two USB 2.0 pins D and D and the four USB 3.x pins TX1, RX1, TX2 and RX2.

First claim

Opening claim text (preview).

What is claimed is: 1. An electronic device, comprising: a USB Type-C connector connectable to a second electronic device, the connector including at least two data pins defined under USB 2.0 standard and four data pins defined under a USB 3.x standard; a first signal generator that outputs four image signals; a second signal generator that outputs two USB 3.x signals which conforms to the USB 3.x standard; a first multiplexer including inputs coupled to the first signal generator and the second signal generator and outputs coupled to the four data pins defined under the USB 3.x standard of the USB Type-C connector; a second multiplexer including inputs coupled to the first signal generator and outputs coupled to the two data pins defined under the USB 2.0 standard of the USB Type-C connector; and a controller that receives identification information of the second electronic device and controls connection of the inputs of the first multiplexer to the outputs of the first multiplexer based on the identification information, and controls connection of the inputs of the second multiplexer to outputs of the second multiplexer based on the identification information, wherein the controller controls the first multiplexer and the second multiplexer such that the four image signals and the two USB 3.x signals are output to the second electronic device via the two data pins defined under the USB 2.0 standard and the four data pins defined under the USB 3.x standard. 2. The electronic device of claim 1 , wherein the four image signals comprise a first signal of lane 0, a second signal of lane 1, a third signal of lane 2, and a fourth signal of lane 3 which conform to DisplayPort standard; the four data pins defined under the USB 3.x standard comprise a first pair of data pins and a second pair of data pins; the controller controls the first multiplexer such that the two USB 3.x signals are output to the second electronic device via the first pair of data pins and the first signal of lane 0 and the second signal of lane 1 are output to the second electronic device via the second pair of data pins, and controls the second multiplexer such that the third signal of lane 2 and the fourth signal of lane 3 are output to the second electronic device via the two data pins defined under the USB 2.0 standard. 3. The electronic device of claim 1 , wherein the second signal generator further outputs a USB 2.0 signal which conforms to the USB 2.0 standard; the four image signals comprise a first signal of lane 0, a second signal of lane 1, a third signal of lane 2, and a fourth signal of lane 3 which conform to DisplayPort standard; the four data pins defined under the USB 3.x standard comprise a first pair of data pins and a second pair of data pins; the controller controls the first multiplexer such that the two USB 3.x signals are output to the second electronic device via the first pair of data pins and the first signal of lane 0 and the second signal of lane 1 are output to the second electronic device via the second pair of data pins, and controls the second multiplexer such that the USB 2.0 signal is output to the second electronic device via the two data pins defined under the USB 2.0 standard. 4. The electronic device of claim 1 , wherein the second signal generator further outputs a USB 2.0 signal which conforms to the USB 2.0 standard; the four image signals comprise a first signal of lane 0, a second signal of lane 1, a third signal of lane 2, and a fourth signal of lane 3 which conform to DisplayPort standard; the controller determines a type of the second electronic device; when the controller determines that the type of the second electronic device is a first type, the controller controls the first multiplexer and the second multiplexer such that the first signal of lane 0, the second signal of lane 1, the third signal of lane 2, the fourth signal of lane 3, and the two USB 3.x signals are output to the second electronic device via the two data pins defined under the USB 2.0 standard and the four data pins defined under the USB 3.x standard; and when the controller determines that the type of the second electronic device is not the first type, the controller controls the first multiplexer and the second multiplexer such that the first signal of lane 0, the second signal of lane 1, and the two USB 3.x signals are output to the second electronic device via the two data pins defined under the USB 2.0 standard and the four data pins defined under the USB 3.x standard or controls the first multiplexer and the second multiplexer such that the first signal of lane 0, the second signal of lane 1, the third signal of lane 2, and the fourth signal of lane 3 are output to the second electronic device via the four data pins defined under the USB 3.x standard. 5. The electronic device of claim 4 , wherein the four data pins defined under the USB 3.x standard comprise a first pair of data pins and a second pair of data pins; and when the controller determines that the type of the second electronic device is a first type, the controller controls the first multiplexer such that the two USB 3.x signals are output to the second electronic device via the first pair of data pins and the first signal of lane 0 and the second signal of lane 1 are output to the second electronic device via the second pair of data pins, and controls the second multiplexer such that the third signal of lane 2 and the fourth signal of lane 3 are output to the second electronic device via the two data pins defined under the USB 2.0 standard. 6. The electronic device of claim 4 , wherein the four data pins defined under the USB 3.x standard comprise a first pair of data pins and a second pair of data pins; and when the controller determines that the type of the second electronic device is a second type, the controller controls the first multiplexer such that the two USB 3.x signals are output to the second electronic device via the first pair of data pins and the first signal of lane 0 and the second signal of lane 1 are output to the second electronic device via the second pair of data pins, and controls the second multiplexer such that the USB 2.0 signal is output to the second electronic device via the two data pins defined under the USB 2.0 standard. 7. The electronic device of claim 6 , wherein the two USB 3.x signals output from the first pair of data pins are supplied to a third electronic device via two terminals of the second electronic device which conform to USB 3.x standard, and the first signal of lane 0 and the second signal of lane 1 output from the second pair of data pins are supplied to the third electronic device via terminals of the second electronic device which conform to Displayport standard. 8. The electronic device of claim 4 , wherein the four data pins defined under the USB 3.x standard comprise a first pair of data pins and a second pair of data pins; and when the controller determines that the type of the second electronic device is a third type, the controller controls the first multiplexer such that the first signal of lane 0 and the second signal of lane 1 are output to the second electronic device via the first pair of data pins and the third signal of lane 2 and the fourth signal of lane 3 are output to the second electronic device via the second pair of data pins, and controls the second multiplexer such that the USB 2.0 signal is output to the second electronic device via the two data pins defined under the USB 2.0 standard. 9. The electronic device of claim 8 , wherein the first signal of lane 0 and the second signal of lane 1 output from the first pair of data pins and the third signal of lane 2 and the fourth signal of l

Assignees

Inventors

Classifications

  • G06F13/385Primary

    for adaptation of a particular data processing system to different peripheral devices · CPC title

  • on a serial bus, e.g. I2C bus, SPI bus (on daisy chain buses G06F13/4247) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10289584B2 cover?
According to one embodiment, an electronic device includes a USB Type-C connector connected to a second electronic device, a processor connected to the USB Type-C connector and including four terminals outputting an image signal, and a USB controller connected to the USB Type-C connector and including two terminals outputting USB 3.x signal. The USB Type-C connector includes two USB 2.0 pins D …
Who is the assignee on this patent?
Toshiba Client Solutions Co Ltd
What technology area does this patent fall under?
Primary CPC classification G06F13/385. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue May 14 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).