Logic unit circuit and pixel driving circuit

US10284204B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10284204-B2
Application numberUS-201816007472-A
CountryUS
Kind codeB2
Filing dateJun 13, 2018
Priority dateAug 25, 2017
Publication dateMay 7, 2019
Grant dateMay 7, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

There are provided a logic unit circuit and a pixel driving circuit, which relate to a display technical field and are used to solve the problem that technical difficulties are increased due to mixed use of different types of transistors in the logic unit circuit. The logic unit circuit includes a first transistor, a second transistor, a third transistor, a fourth transistor, a fifth transistor, a sixth transistor, a seventh transistor, an eighth transistor, a ninth transistor and a tenth transistor of a same type. The logic unit circuit is used to realize logic gate operation.

First claim

Opening claim text (preview).

What is claimed is: 1. A logic unit circuit, comprising: a first transistor, a second transistor, a third transistor, a fourth transistor, a fifth transistor, a sixth transistor, a seventh transistor, an eighth transistor, a ninth transistor, and a tenth transistor of a same type, wherein a gate of the first transistor, a gate of the second transistor, a gate of the third transistor, and a gate of the fourth transistor are connected to a first input terminal; a first electrode of the first transistor is connected to a first voltage terminal, and a second electrode thereof is connected to a gate of the ninth transistor; a first electrode of the second transistor is connected to the first voltage terminal, and a second electrode thereof is connected to a gate of the tenth transistor; a first electrode of the third transistor is connected to the gate of the ninth transistor, and a second electrode thereof is connected to a second voltage terminal; a first electrode of the fourth transistor is connected to a first output terminal, and a second electrode thereof is connected to a first electrode of the seventh transistor; a gate of the fifth transistor, a gate of the sixth transistor, a gate of the seventh transistor, and a gate of the eighth transistor are connected to a second input terminal; a first electrode of the fifth transistor is connected to the first voltage terminal, and a second electrode thereof is connected to the gate of the ninth transistor; a first electrode of the sixth transistor is connected to the first voltage terminal, and a second electrode thereof is connected to the gate of the tenth transistor; a second electrode of the seventh transistor is connected to the second voltage terminal; a first electrode of the eighth transistor is connected to the gate of the tenth transistor, and a second electrode thereof is connected to the second voltage terminal; a first electrode of the ninth transistor is connected to the first voltage terminal, and a second electrode thereof is connected to the first output terminal; a first electrode of the tenth transistor is connected to the first voltage terminal, and a second electrode thereof is connected to the first output terminal. 2. The logic unit circuit according to claim 1 , the logic unit circuit further comprises an eleventh transistor, whose gate and first electrode are connected to the first voltage terminal, and second electrode is connected to the first electrode of the first transistor and the first electrode of the fifth transistor. 3. The logic unit circuit according to claim 2 , the logic unit circuit further comprises a thirteenth transistor, a fourteenth transistor, and a fifteenth transistor, wherein a gate of the thirteenth transistor is connected to the second electrode of the first transistor, the second electrode of the second transistor, the second electrode of the fifth transistor, and the second electrode of the sixth transistor, a first electrode thereof is connected to a second electrode of the fourteenth transistor and a gate of the fifteenth transistor, and a second electrode thereof is connected to the second voltage terminal; a gate and a first electrode of the fourteenth transistor are connected to the first voltage terminal; a first electrode of the fifteenth transistor is connected to the first output terminal, and a second electrode thereof is connected to the second voltage terminal. 4. The logic unit circuit according to claim 3 , the logic unit circuit further comprises a sixteenth transistor and a seventeenth transistor, wherein a gate and a first electrode of the sixteenth transistor are connected to the first voltage terminal, and a second electrode thereof is connected to a second output terminal; a gate of the seventeenth transistor is connected to the first output terminal, a first electrode thereof is connected to the second output terminal, and a second electrode thereof is connected to the second voltage terminal. 5. The logic unit circuit according to claim 1 , the logic unit circuit further comprises a twelfth transistor, whose gate and first electrode are connected to the first voltage terminal, and second electrode is connected to the first electrode of the second transistor and the first electrode of the sixth transistor. 6. The logic unit circuit according to claim 5 , the logic unit circuit further comprises a thirteenth transistor, a fourteenth transistor, and a fifteenth transistor, wherein a gate of the thirteenth transistor is connected to the second electrode of the first transistor, the second electrode of the second transistor, the second electrode of the fifth transistor, and the second electrode of the sixth transistor, a first electrode thereof is connected to a second electrode of the fourteenth transistor and a gate of the fifteenth transistor, and a second electrode thereof is connected to the second voltage terminal; a gate and a first electrode of the fourteenth transistor are connected to the first voltage terminal; a first electrode of the fifteenth transistor is connected to the first output terminal, and a second electrode thereof is connected to the second voltage terminal. 7. The logic unit circuit according to claim 6 , the logic unit circuit further comprises a sixteenth transistor and a seventeenth transistor, wherein a gate and a first electrode of the sixteenth transistor are connected to the first voltage terminal, and a second electrode thereof is connected to a second output terminal; a gate of the seventeenth transistor is connected to the first output terminal, a first electrode thereof is connected to the second output terminal, and a second electrode thereof is connected to the second voltage terminal. 8. The logic unit circuit according to claim 1 , the logic unit circuit further comprises a first capacitor, whose one terminal is connected to the gate of the ninth transistor, and another terminal is connected to the first output terminal. 9. The logic unit circuit according to claim 8 , the logic unit circuit further comprises a thirteenth transistor, a fourteenth transistor, and a fifteenth transistor, wherein a gate of the thirteenth transistor is connected to the second electrode of the first transistor, the second electrode of the second transistor, the second electrode of the fifth transistor, and the second electrode of the sixth transistor, a first electrode thereof is connected to a second electrode of the fourteenth transistor and a gate of the fifteenth transistor, and a second electrode thereof is connected to the second voltage terminal; a gate and a first electrode of the fourteenth transistor are connected to the first voltage terminal; a first electrode of the fifteenth transistor is connected to the first output terminal, and a second electrode thereof is connected to the second voltage terminal. 10. The logic unit circuit according to claim 9 , the logic unit circuit further comprises a sixteenth transistor and a seventeenth transistor, wherein a gate and a first electrode of the sixteenth transistor are connected to the first voltage terminal, and a second electrode thereof is connected to a second output terminal; a gate of the seventeenth transistor is connected to the first output terminal, a first electrode thereof is connected to the second output terminal, and a second electrode thereof is connected to the second voltage terminal. 11. The logic unit circuit according to claim 1 , the logic unit circuit further comprises a second capacitor, whose one terminal is connected to the gate of the tenth transistor, and another terminal is connected to the first output terminal. 12. The logic unit circuit acc

Assignees

Inventors

Classifications

  • Bistable circuits · CPC title

  • G09G3/20Primary

    for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix {no fixed position being assigned to or needed to be assigned to the individual characters or partial characters} · CPC title

  • H03K19/215Primary

    using field-effect transistors · CPC title

  • used for selection purposes, e.g. logical AND for partial update · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10284204B2 cover?
There are provided a logic unit circuit and a pixel driving circuit, which relate to a display technical field and are used to solve the problem that technical difficulties are increased due to mixed use of different types of transistors in the logic unit circuit. The logic unit circuit includes a first transistor, a second transistor, a third transistor, a fourth transistor, a fifth transistor…
Who is the assignee on this patent?
Boe Technology Group Co Ltd, Hefei Xinsheng Optoelectronics Technology Co Ltd
What technology area does this patent fall under?
Primary CPC classification G09G3/20. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue May 07 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).