Fan-out semiconductor package and photosensitive resin composition

US10283426B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10283426-B2
Application numberUS-201715637725-A
CountryUS
Kind codeB2
Filing dateJun 29, 2017
Priority dateOct 10, 2016
Publication dateMay 7, 2019
Grant dateMay 7, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A fan-out semiconductor package includes: a semiconductor chip having an active surface with connection pads disposed thereon and an inactive surface opposing the active surface; an encapsulant encapsulating at least portions of the semiconductor chip; and a first connection member disposed on the active surface of the semiconductor chip, wherein the encapsulant is a cured photosensitive resin composition including a thermosetting resin, a carboxylic resin, an ethylenically unsaturated compound, and a reinforcing agent. The photosensitive resin composition may be used in the fan-out semiconductor package.

First claim

Opening claim text (preview).

What is claimed is: 1. A fan-out semiconductor package comprising: a semiconductor chip having an active surface with connection pads disposed thereon and an inactive surface opposing the active surface; an encapsulant encapsulating at least portions of the semiconductor chip; and a first connection member disposed on the active surface of the semiconductor chip, wherein the encapsulant includes a cured photosensitive resin composition including 7 to 12 wt % of thermosetting resin, 12 to 20 wt % of carboxylic resin, 2 to 4 wt % ethylenically unsaturated compound, and 60 to 70 wt % reinforcing agent, based on a total weight of the photosensitive resin composition. 2. The fan-out semiconductor package of claim 1 , wherein the carboxylic resin has a thermosetting reaction group and an ethylenically unsaturated group. 3. The fan-out semiconductor package of claim 1 , wherein the thermosetting resin includes an epoxy resin, the carboxylic resin includes a carboxylic epoxy acrylate resin, the ethylenically unsaturated compound includes an acrylate compound, and the reinforcing agent includes an inorganic filler. 4. The fan-out semiconductor package of claim 3 , wherein the epoxy resin includes at least one of a bisphenol type epoxy resin and a biphenyl type epoxy resin. 5. The fan-out semiconductor package of claim 3 , wherein the carboxylic epoxy acrylate resin includes at least one of a carboxylic cresol novolac type epoxy acrylate resin and a carboxylic bisphenol type epoxy acrylate resin. 6. The fan-out semiconductor package of claim 3 , wherein the acrylate compound includes a multifunctional acrylate. 7. The fan-out semiconductor package of claim 3 , wherein the inorganic filler includes silica. 8. The fan-out semiconductor package of claim 1 , further comprising a second connection member having a through-hole, wherein the semiconductor chip is disposed in the through-hole, and the encapsulants fills a portion of the through-hole and is in physical contact with a side surface of the semiconductor chip connecting the inactive surface and the active surface of the semiconductor chip. 9. The fan-out semiconductor package of claim 8 , wherein the second connection member includes a first insulating layer, a first redistribution layer in contact with the first connection member and embedded in a first surface of the first insulating layer, a second redistribution layer disposed on a second surface of the first insulating layer opposing the first surface of the first insulating layer, and a first via penetrating through the first insulating layer, having a width smaller than a width of the first redistribution layer and a width of the second redistribution layer, and connecting the first and second redistribution layers to each other, and the first and second redistribution layers are electrically connected to the connection pads. 10. The fan-out semiconductor package of claim 9 , wherein the second connection member further includes a second insulating layer disposed on the first insulating layer and covering the second redistribution layer, a third redistribution layer disposed on the second insulating layer, and a second via penetrating through the second insulating layer, having a width smaller than the width of the second redistribution layer and a width of the third redistribution layer, and connecting the second and third redistribution layers to each other, and the third redistribution layer is electrically connected to the connection pads. 11. The fan-out semiconductor package of claim 8 , wherein the second connection member includes a first insulating layer, a first redistribution layer and a second redistribution layer disposed on opposite surfaces of the first insulating layer, respectively, a second insulating layer disposed on the first insulating layer and covering the first redistribution layer, and a third redistribution layer disposed on the second insulating layer, and the first to third redistribution layers are electrically connected to the connection pads. 12. The fan-out semiconductor package of claim 11 , wherein the second connection member further includes a third insulating layer disposed on the first insulating layer and covering the second redistribution layer and a fourth redistribution layer disposed on the third insulating layer, and the fourth redistribution layer is electrically connected to the connection pads. 13. A photosensitive resin composition comprising: 7 to 12 wt % thermosetting resin, 12 to 20 wt % carboxylic resin, 2 to 4 wt % ethylenically unsaturated compound, and 60 to 70 wt % reinforcing agent, based on a total weight of the photosensitive resin composition. 14. The photosensitive resin composition of claim 13 , further comprising: an initiator; and a solvent. 15. The photosensitive resin composition of claim 14 , wherein the thermosetting resin includes an epoxy resin, the carboxylic resin includes a carboxylic epoxy acrylate resin, the ethylenically unsaturated compound includes an acrylate compound, the reinforcing agent includes an inorganic filler, and the initiator includes a photopolymerization initiator. 16. The photosensitive resin composition of claim 15 , wherein a content of the inorganic filler is 60 wt % or more, based on the total weight of the photosensitive resin composition. 17. The photosensitive resin composition of claim 14 , wherein the photosensitive resin composition includes: 0.3 to 0.6 wt % of the initiator, and 0 to 12 wt % of the solvent, based on the total weight of the photosensitive resin composition.

Assignees

Inventors

Classifications

  • Photosensitive materials (G03F7/12, G03F7/14 take precedence) · CPC title

  • Photosensitive compositions · CPC title

  • for encapsulating mounted components (H05K1/185 takes precedence) · CPC title

  • with ethylenic or acetylenic bands in the side chains of the photopolymer · CPC title

  • between a chip and a stacked insulating package substrate, interposer or RDL · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10283426B2 cover?
A fan-out semiconductor package includes: a semiconductor chip having an active surface with connection pads disposed thereon and an inactive surface opposing the active surface; an encapsulant encapsulating at least portions of the semiconductor chip; and a first connection member disposed on the active surface of the semiconductor chip, wherein the encapsulant is a cured photosensitive resin …
Who is the assignee on this patent?
Samsung Electro Mech
What technology area does this patent fall under?
Primary CPC classification H10W74/47. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue May 07 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).