Timing controller and display device including the same

Patent metadata

Field	Value
Publication number	US-10269276-B2
Application number	US-201615377603-A
Country	US
Kind code	B2
Filing date	Dec 13, 2016
Priority date	Aug 31, 2016
Publication date	Apr 23, 2019
Grant date	Apr 23, 2019

Abstract

Provided are a timing controller and a display device including the same. The timing controller in one embodiment includes a bit selecting unit, an error calculating unit, and a dithering unit. The bit selecting unit is configured to fix an m bit data value of n+m bit input image data for a plurality of subpixels as a fixed data value, where n and m are integers. The error calculating unit is configured to calculate an error between the fixed data value fixed by the bit selecting unit and the m bit data value of the input image data before fixed by the bit selecting unit. The dithering unit is configured to generate n bit output image data dithered to correct the error.

First claim

What is claimed is:

1. A timing controller comprising:
a bit selecting unit configured to fix an m bit data value of n+m bit input image data for a plurality of subpixels as a fixed data value, where n and m are integers;
an error calculating unit configured to:
calculate an error between the fixed data value fixed by the bit selecting unit and the m bit data value of the input image data before being fixed by the bit selecting unit, and
output an error value based on the error; and

a dithering unit configured to:
dither n bit input image data of the n+m bit input image data based on the error value to generate dithered n bit output image data to correct the error, and
output the dithered n bit output image data and the fixed data value.

2. The timing controller according to claim 1 , wherein the bit selecting unit is configured to fix a least significant m bit data value of input image data for k-th row subpixels arrayed in a k-th row among the plurality of subpixels as the fixed data value, where k is an integer.

3. The timing controller according to claim 2 , further comprising:
a memory unit configured to store the input image data for the k-th row subpixels arrayed in the k-th row,
wherein the bit selecting unit is configured to determine as the fixed data value for the k-th row subpixels a mode value, an intermediate value, or a mean value of the m bit data value of the input image data for the k-th row subpixels stored in the memory unit.

4. The timing controller according to claim 3 , wherein the bit selecting unit is configured to determine a minimum error value in which the error from the m bit data value of the input image data for the k-th row subpixel becomes minimum as the fixed data value for the k-th row subpixel.

5. The timing controller according to claim 2 , wherein the bit selecting unit is configured to determine the fixed data value for the k-th row subpixel based on an m bit data value of input image data for a specific subpixel selected among the k-th row subpixels arrayed in the k-th row.

6. The timing controller according to claim 2 , wherein the bit selecting unit is configured to determine the fixed data value for (k+1)-th row subpixels arrayed in a (k+1)-th row based on the m bit data value of the input image data for the k-th row subpixels arrayed in the k-th row.

7. The timing controller according to claim 2 , wherein the bit selecting unit is configured to determine the fixed data value for the k-th row subpixels based on the m bit data values of the input image data for the k-th row subpixels arrayed in the k-th row and determine the fixed data value for the (k+1)-th row subpixels arrayed in the (k+1)-th row by rolling the fixed data value for the k-th row subpixels.

8. The timing controller according to claim 1 , wherein the error calculating unit is configured to calculate a difference value between the m bit data value of the input image data before being fixed by the bit selecting unit and the fixed data value fixed by the bit selecting unit as the error.

9. The timing controller according to claim 8 , wherein the dithering unit is configured to dither the n bit input image data and output the dithered n bit output image data so that the error has a positive value when the error has a negative value.

10. A display device comprising:
a display panel including a plurality of subpixels;
a data driving integrated circuit connected with the plurality of subpixels; and
a timing controller configured to transmit output image data to the data driving integrated circuit,
wherein the timing controller includes:
a bit selecting unit configured to fix a specific bit data value of input image data for the plurality of subpixels as a fixed data value,
an error calculating unit configured to:
calculate an error by comparing the fixed data value fixed by the bit selecting unit and the specific bit data value of the input image data before with each other before being fixed by the bit selecting unit, and
output an error value based on the error, and

a dithering unit configured to:
dither part of the input image data based on the error value to generate dithered output image data to correct the error, and
output the dithered output image data and the fixed data value, and

wherein the data driving integrated circuit includes:
a latch unit configured to store the dithered output image data,
a digital analog converter (DAC) configured to convert the dithered output image data into analog voltage, and
a fixed voltage output unit configured to convert the fixed data value fixed by the bit selecting unit into an analog fixed voltage and transfer the analog fixed voltage to each of the plurality of subpixels.

11. The display device according to claim 10 , wherein the input image data is configured by n+m bits, where n and m are integers,
the output image data is configured by n bits,
the bit selecting unit is configured to fix a least significant m bit data value of the input image data as the fixed data value, and
the fixed voltage output unit includes an m bit resistance string (R-string) configured to convert the fixed data value corresponding to the least significant m bit of the input image data into the fixed analog voltage.

12. The display device according to claim 11 , wherein the timing controller further includes a memory unit configured to store input image data for k-th row subpixels arrayed in a k-th row among the plurality of subpixels, where k is an integer, and
the bit selecting unit of the timing controller is configured to determine as the fixed data value for the k-th row subpixels a mode value, a mean value, or an intermediate value of a least significant m bit data value of the input image data for the k-th row subpixels.

13. The display device according to claim 11 , wherein the timing controller is configured to determine as the fixed data value for the k-th row subpixels a mode value, a mean value, or an intermediate value of a least significant m bit data value of input image data for a specific subpixel selected among the k-th row subpixels arrayed in the k-th row among the plurality of subpixels.

14. The display device according to claim 11 , wherein the dithering unit of the timing controller is configured by an n bit dithering unit, and
the latch unit and the digital analog converter of the data driving integrated circuit are configured by an n bit latch unit and an n bit digital analog converter, respectively.

15. A display device comprising:
a display panel including a plurality of subpixels;
a data driving integrated circuit connected with the plurality of subpixels; and
a timing controller configured to transmit output image data to the data driving integrated circuit,
wherein the timing controller includes:
a bit selecting unit configured to fix a specific bit data value of input image data for the plurality of subpixels as a fixed data value,
an error calculating unit configured to calculate an error by comparing the fixed data value fixed by the bit selecting unit and the specific bit data value of the input image data before fixed by the bit selecting unit with each other, and
a dithering unit configured to generate the output image data dithered to correct the calculated error, and

wherein the data driving integrated circuit includes:
a latch unit storing the output image data,
a digital analog converter (DAC) configured to convert the output image data into analog voltage, and

a fixed voltage output unit configured to convert the fixed data value fixed by the bit selecting unit into the analog voltage and tra

Assignees

• Lg Display Co Ltd

Inventors

• Kwon Kyungjoon
• Kim Seonggyun
• Heo Cheon
• Na Byeonghyeon

Classifications

• G09G3/006 Primary

  Electronic inspection or testing of displays and display drivers, e.g. of LED or LCD displays (testing individual LED's G01R31/2635; testing lamps G01R31/44; testing of optical features of LCD displays G02F1/1309) · CPC title

• G09G2310/08

  Details of timing specific for flat panels, other than clock recovery · CPC title

• G09G3/2059

  using error diffusion · CPC title

• G09G2370/08

  Details of image data interface between the display device controller and the data line driver circuit · CPC title

• G09G3/2003

  Display of colours (specific for liquid crystal displays G09G3/3607) · CPC title