Inkjet head control apparatus and inkjet printer

US10265950B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10265950-B2
Application numberUS-201815928632-A
CountryUS
Kind codeB2
Filing dateMar 22, 2018
Priority dateMar 24, 2017
Publication dateApr 23, 2019
Grant dateApr 23, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An inkjet head control apparatus includes a mother substrate, a plurality of daughter substrates connected to a plurality of connectors of the mother substrate, each daughter substrate having a different built-in address, and a communication circuit on the mother substrate and configured to select an address of one of the plurality of daughter substrates, and transmit a control signal including the selected address and information for controlling power supply to an inkjet head to the plurality of connectors. Each of the plurality of daughter substrates includes a determination circuit configured to determine whether or not the selected address corresponds to the built-in address of the daughter substrate, and a voltage generating circuit configured to generate a direct current (DC) voltage for driving the inkjet head based on the control signal when it is determined that the selected address corresponds to the built-in address.

First claim

Opening claim text (preview).

What is claimed is: 1. An inkjet head control apparatus, comprising: a mother substrate having a plurality of connectors; a plurality of daughter substrates connected to the plurality of connectors of the mother substrate, each daughter substrate having a different built-in address; and a communication circuit on the mother substrate and configured to: select an address of one of the plurality of daughter substrates connected to one of the plurality of connectors, and transmit a control signal including the selected address and information for controlling power supply to an inkjet head to the plurality of connectors, wherein each of the plurality of daughter substrates includes: a determination circuit configured to determine whether or not the selected address included in the control signal corresponds to the built-in address of the daughter substrate; and a voltage generating circuit configured to generate a direct current (DC) voltage for driving the inkjet head based on the control signal when it is determined by the determination circuit that the selected address included in the control signal corresponds to the built-in address. 2. The apparatus of claim 1 , wherein the voltage generating circuit generates the DC voltage based on a voltage value included in the control signal. 3. The apparatus of claim 1 , wherein each of the plurality of connectors includes a plurality of signal lines, each of which can be set in a grounded state or an open state, and the selected address included in the control signal is supplied as a particular combination of grounded state and the open state signal lines in the plurality of signal lines. 4. The apparatus of claim 1 , further comprising: an inter-integrated circuit (I2C) bus on the mother substrate and connecting the communication circuit and the plurality of connectors. 5. The apparatus of claim 1 , further comprising: a data output circuit on the mother substrate and configured to output image data to the inkjet head to be printed. 6. An inkjet printer, comprising: an inkjet head that forms an image on a printing medium; a mother substrate having a plurality of connectors; a plurality of daughter substrates connected to the plurality of connectors of the mother substrate, each daughter substrate having a different built-in address; and a communication circuit on the mother substrate and configured to: select an address of one of the plurality of daughter substrates connected to one of the plurality of connectors, and transmit a control signal including the selected address and information for controlling power supply to the inkjet head to the plurality of connectors, wherein each of the plurality of daughter substrates includes: a determination circuit configured to determine whether or not the selected address included in the control signal corresponds to the built-in address of the daughter substrate; and a voltage generating circuit configured to generate a direct current (DC) voltage for driving the inkjet head based on the control signal when it is determined by the determination circuit that the selected address included in the control signal corresponds to the built-in address. 7. The inkjet printer according to claim 6 , wherein the inkjet head includes a plurality of partial heads, each of the plurality of partial heads including a different number of ink discharging rows and connecting to one respective daughter substrate of the plurality of daughter substrates, each ink discharging row comprises nozzles aligned in a line. 8. The inkjet printer according to claim 7 , wherein the generation circuit of each of the plurality of daughter substrates generate a voltage to drive one of the plurality of partial heads. 9. The inkjet printer according to claim 6 , wherein the voltage generating circuit generates the DC voltage based on a voltage value included in the control signal. 10. The inkjet printer according to claim 6 , wherein each of the plurality of connectors includes a plurality of signal lines, each of which can be set in a grounded state or an open state, and the selected address included in the control signal is supplied as a particular combination of grounded state and the open state signal lines in the plurality of signal lines. 11. The inkjet printer according to claim 6 , further comprising: an inter-integrated circuit (I2C) bus on the mother substrate and connecting the communication circuit and the plurality of connectors. 12. The inkjet printer according to claim 6 , further comprising: a data output circuit on the mother substrate and configured to output image data to the inkjet head to be printed. 13. An inkjet head control apparatus, comprising: a mother substrate having a first connector and a second connector; a first daughter substrate connected to the first connector of the mother substrate and having a first built-in address; a second daughter substrate connected to the second connector of the mother substrate and having a second built-in address; a communication circuit on the mother substrate and configured to select one of the first and second built-in addresses, and transmit a control signal including the selected one of the first and second built-in addresses and information for controlling a power supply of an inkjet head to the first and second connectors, wherein each of the first and second daughter substrates includes: a determination circuit configured to determine whether or not the control signal includes an address matching the respective built-in address; and a voltage generating circuit configured to generate a direct current (DC) voltage for driving the inkjet head based on the control signal when it is determined by the determination circuit that the address included in the control signal matches the built-in address. 14. The inkjet head control apparatus according to claim 13 , further comprising: a third daughter substrate connected to the mother substrate, the third daughter substrate having a third built-in address, wherein the mother substrate further includes: a third connector for connecting the third daughter substrate; and the communication circuit is further configured to select one of the first, second, and third built-in addresses to be included in the control signal as the selected address. 15. The inkjet head control apparatus according to claim 14 , wherein the inkjet head includes a plurality of partial heads, each of the plurality of partial heads including a different number of ink discharging rows and connecting to one respective daughter substrate of the plurality of daughter substrates, each ink discharging row comprises nozzles aligned in a line. 16. The inkjet head control apparatus according to claim 15 , wherein the generation circuit of each of the plurality of daughter substrates generates a voltage to drive. 17. The inkjet head control apparatus according to claim 13 , wherein the voltage generating circuit generates the DC voltage based on a voltage value included in the control signal. 18. The inkjet head control apparatus according to claim 13 , wherein each of the plurality of connectors includes a plurality of signal lines, each of which can be set in a grounded state or an open state, and the selected address included in the control signal is supplied as a particular combination of grounded state and the open state signal lines in the plurality of signal lines. 19. The inkjet head control apparatus according to claim 13 , further co

Assignees

Inventors

Classifications

  • Block driving · CPC title

  • using several operating modes · CPC title

  • controlling heads based on piezoelectric elements · CPC title

  • Specific driving circuit · CPC title

  • Heads having an integrated circuit · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10265950B2 cover?
An inkjet head control apparatus includes a mother substrate, a plurality of daughter substrates connected to a plurality of connectors of the mother substrate, each daughter substrate having a different built-in address, and a communication circuit on the mother substrate and configured to select an address of one of the plurality of daughter substrates, and transmit a control signal including…
Who is the assignee on this patent?
Toshiba Tec Kk
What technology area does this patent fall under?
Primary CPC classification B41J2/04541. Mapped technology areas include Operations & Transport.
When was this patent published?
Publication date Tue Apr 23 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).