Amplifier circuit, corresponding system and device

US10250208B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10250208-B2
Application numberUS-201816122336-A
CountryUS
Kind codeB2
Filing dateSep 5, 2018
Priority dateSep 7, 2017
Publication dateApr 2, 2019
Grant dateApr 2, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A circuit for amplifying signals from a Micro Electro-Mechanical System (MEMS) capacitive sensor is provided. First and second input nodes receive a sensing signal applied differentially between the input nodes. A first amplifier stage and a second amplifier stage, respectively, produce a differential output signal between first and second output nodes. A common mode signal is detected at the output nodes. A voltage divider having an intermediate tap node is coupled between the first output node and the second output node. A feedback stage is coupled between the tap node of the voltage divider and the inputs of the first amplifier stage and the second amplifier stage, where the feedback line is sensitive to the common mode signal at the output nodes.

First claim

Opening claim text (preview).

The invention claimed is: 1. A circuit, including: a first input node and a second input node that are configured to differentially receive a sensing signal, a first output node and a second output node, a first amplifier stage having a first input coupled to the first input node, an output coupled to the first output node, and a second input, a second amplifier stage having a first input coupled to the second input node, a second input, and an output coupled to the second output node, the first and second amplifiers being configured to produce a differential output signal between the first output node and the second output node and a common mode signal at both the first and second output nodes, a voltage divider set between the first output node and the second output node, and having an intermediate tap node, and a feedback stage coupled to the tap node of the voltage divider, the second input of the first amplifier stage, and the second input of the second amplifier stage, wherein the feedback stage is sensitive to the common mode signal at the output nodes. 2. The circuit of claim 1 , wherein the feedback stage is coupled to the tap node of the voltage divider and a common node that is respectively capacitively coupled to the second input of the first amplifier stage and the second input of the second amplifier stage. 3. The circuit of claim 1 , wherein the first amplifier stage includes a first differential amplifier, and the second amplifier stage includes a second differential amplifier, wherein: the second inputs of the first amplifier stage and the second amplifier stage are coupled to the feedback stage. 4. The circuit of claim 3 , wherein the first differential amplifier has a non-inverting input coupled to the first input node and an inverting input coupled to the feedback stage and the second differential amplifier has a non-inverting input coupled to the second input node and an inverting input coupled to the feedback stage. 5. The circuit of claim 1 , wherein: the first amplifier stage includes: a first capacitive feedback network that includes a first capacitor coupled between the feedback stage and the second input of the first amplifier stage, and a second capacitor coupled between the first output node and the second input of the first amplifier stage, and the second amplifier stage includes a second capacitive feedback network that includes a first capacitor coupled between the feedback stage and the second input of the second amplifier stage, and a second capacitor coupled between the second output node and the second input of the second amplifier stage. 6. The circuit of claim 1 , wherein the feedback stage includes a further amplifier stage including: a first input coupled to the tap node of the voltage divider, a second input configured to receive a common mode reference signal, an output coupled to the second inputs of the first amplifier stage and the second amplifier stage. 7. The circuit of claim 6 , wherein the further amplifier stage includes a resistive feedback network including: a first resistor coupled between the second input and the output of the further amplifier stage, and a second resistor having a first side coupled to the second input and a second side configured to receive the common mode reference signal. 8. A system, including: a first input node and a second input node that are configured to differentially receive a sensing signal, a first output node and a second output node, a first amplifier stage having a first input coupled to the first input node, an output coupled to the first output node, and a second input, a second amplifier stage having a first input coupled to the second input node, a second input, and an output coupled to the second output node, the first and second amplifiers being configured to produce a differential output signal between the first output node and the second output node and a common mode signal at both the first and second output nodes, a voltage divider set between the first output node and the second output node, and having an intermediate tap node, a feedback stage coupled to the tap node of the voltage divider, the second input of the first amplifier stage, and the second input of the second amplifier stage, wherein the feedback stage is sensitive to the common mode signal at the output nodes, and a sensor coupled to the first input node and the second input node and configured to provide the sensing signal differentially to the first and second input nodes. 9. The system of claim 8 , wherein the sensor is capacitive microphonic sensor. 10. The system of claim 8 , wherein the feedback stage is coupled to the tap node of the voltage divider and a common node that is respectively capacitively coupled to the second input of the first amplifier stage and the second input of the second amplifier stage. 11. The system of claim 8 , wherein the first amplifier stage includes a first differential amplifier, and the second amplifier stage includes a second differential amplifier, wherein: the second inputs of the first amplifier stage and the second amplifier stage are coupled to the feedback stage. 12. The system of claim 11 , wherein the first differential amplifier has a non-inverting input coupled to the first input node and an inverting input coupled to the feedback stage and the second differential amplifier has a non-inverting input coupled to the second input node and an inverting input coupled to the feedback stage. 13. The system of claim 8 , wherein: the first amplifier stage includes: a first capacitive feedback network that includes a first capacitor coupled between the feedback stage and the second input of the first amplifier stage, and a second capacitor coupled between the first output node and the second input of the first amplifier stage, and the second amplifier stage includes a second capacitive feedback network that includes a first capacitor coupled between the feedback stage and the second input of the second amplifier stage, and a second capacitor coupled between the second output node and the second input of the second amplifier stage. 14. The system of claim 8 , wherein the feedback stage includes a further amplifier stage including: a first input coupled to the tap node of the voltage divider, a second input configured to receive a common mode reference signal, an output coupled to the second inputs of the first amplifier stage and the second amplifier stage. 15. The system of claim 14 , wherein the further amplifier stage includes a resistive feedback network including: a first resistor coupled between the second input and the output of the further amplifier stage, and a second resistor having a first side coupled to the second input and a second side configured to receive the common mode reference signal. 16. A Micro Electro-Mechanical Systems (MEMS) device, comprising: a first input node and a second input node that are configured to differentially receive a sensing signal, a first output node and a second output node, a first amplifier stage having a first input coupled to the first input node, an output coupled to the first output node, and a second input, a second amplifier stage having a first input coupled to the second input node, a second input, and an output coupled to the second output node, the first and second amplifiers being configured to produce a differential output signal between the first output node and the second output node and a common mode signal at both the first and second output nodes, a voltage divider set between the first out

Assignees

Inventors

Classifications

  • the FBC comprising one or more diodes and being coupled between the LC and the IC · CPC title

  • the IC comprising one or more resistors, which are not biasing resistor · CPC title

  • using semiconductor materials · CPC title

  • Controlling the input circuit of the differential amplifier · CPC title

  • the IC comprising clamping means, e.g. diodes · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10250208B2 cover?
A circuit for amplifying signals from a Micro Electro-Mechanical System (MEMS) capacitive sensor is provided. First and second input nodes receive a sensing signal applied differentially between the input nodes. A first amplifier stage and a second amplifier stage, respectively, produce a differential output signal between first and second output nodes. A common mode signal is detected at the o…
Who is the assignee on this patent?
St Microelectronics Srl
What technology area does this patent fall under?
Primary CPC classification H03F3/45475. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 02 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 9 related publications on this page (citations in our corpus or others sharing the same primary CPC).