Throttling for a memory system using a GC/HOST ratio and operating method thereof

US10248327B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10248327-B2
Application numberUS-201715476503-A
CountryUS
Kind codeB2
Filing dateMar 31, 2017
Priority dateApr 1, 2016
Publication dateApr 2, 2019
Grant dateApr 2, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor memory system and an operating method thereof include: a memory device; and a memory controller including a processor, coupled to the memory device, containing instructions executed by the processor, and configured to provide sets of throttling numbers, select a throttling mode, calculate a garbage collection (GC)/HOST ratio based on at least a part of invalid count of garbage collection (GC) blocks and valid count of BGC blocks, and adjust throttling parameters of commands in accordance with the GC/HOST ratio and a number of erased blocks.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor memory system comprising: a memory device; and a memory controller including a processor, coupled to the memory device, containing instructions executed by the processor, and configured to select a throttling mode based on a number of erased blocks of the memory device, calculate a background garbage collection (BGC) command/HOST command ratio (BGC/HOST ratio) based at least in part on an invalid page count of at least one BGC block and a valid page count of the at least one BGC block, and adjust throttling parameters of commands including a set of host throttling numbers for throttling HOST commands and a set of BGC throttling numbers for throttling BGC commands in accordance with the BGC/HOST ratio, the selected throttling mode, and a number of erased blocks. 2. The system of claim 1 wherein each of the sets of throttling numbers includes a maximum throttling number, a minimum throttling number, and a throttling balance point. 3. The system of claim 1 wherein the throttling mode includes a BGC throttling mode and a HOST throttling mode, wherein the BGC throttling mode is set when performance of HOST is less than productivity of BGC, and the HOST mode is set when the performance of HOST is greater than or equal to the productivity of BGC. 4. The system of claim 1 wherein the throttling parameters of commands include throttling parameters of commands of a current time slot calculated based on measurements of a previous time slot. 5. The system of claim 1 wherein the BGC/HOST ratio is calculated based at least in part on an error correction factor. 6. The system of claim 1 wherein the BGC/HOST ratio is calculated based at least in part on the throttling parameters and the number of erased blocks in accordance with the selected throttling mode. 7. The system of claim 1 wherein the BGC/HOST ratio includes a write amplification factor. 8. The system of claim 1 wherein the BGC/HOST ratio is calculated within a time slot including a plurality of intervals, HOST commands are distributed in each of the plurality of intervals. 9. The system of claim 1 wherein a number of HOST commands is calculated in accordance with the BGC/HOST ratio and a number of BGC commands of a prior time slot at a HOST throttling mode, and a number of BGC commands is calculated in accordance with the BGC/HOST ratio and a number of HOST commands of the prior time slot at a BGC throttling mode. 10. The system of claim 9 wherein the number of HOST commands of the prior time slot includes an average value of HOST commands, and the number of BGC commands of the prior time slot includes an average value of BGC commands. 11. An operating method of a semiconductor memory system comprising: selecting a throttling mode based on a number of erased blocks of the memory system, calculating a background garbage collection (BGC) command/HOST command ratio (BGC/HOST ratio) based at least in part on an invalid count of at least one BGC block and a valid count of the at least one BGC block, and adjusting throttling parameters of commands including a set of host throttling numbers for throttling HOST commands and a set of BGC throttling numbers for throttling BGC commands in accordance with the BGC/HOST ratio, the selected throttling mode, and a number of erased blocks. 12. The method of claim 11 wherein each of the sets of throttling numbers includes a maximum throttling number, a minimum throttling number, and a throttling balance point. 13. The method of claim 11 wherein the selecting the throttling mode includes selecting a BGC throttling mode and a HOST throttling mode, wherein the BGC throttling mode is set when performance of HOST is less than productivity of BGC, and the HOST mode is set when the performance of HOST is greater than or equal to the productivity of BGC. 14. The method of claim 11 wherein the adjusting the throttling parameters of commands includes adjusting throttling parameters of commands of a current time slot calculated based on measurements of a previous time slot. 15. The method of claim 11 wherein the calculating BGC/HOST ratio includes calculating the BGC/HOST ratio based at least in part on an error correction factor. 16. The method of claim 11 wherein the calculating of the BGC/HOST ratio includes calculating the BGC/HOST ratio based at least in part on the throttling parameters and the number of erased blocks in accordance with the selected throttling mode. 17. The method of claim 11 wherein the calculating BGC/HOST ratio includes calculating a write amplification factor. 18. The method of claim 11 wherein the calculating BGC/HOST ratio includes calculating the BGC/HOST ratio within a time slot including with a plurality of intervals, HOST commands are distributed in each of the plurality of intervals. 19. The method of claim 11 wherein a number of HOST commands is calculated in accordance with the BGC/HOST ratio and a number of BGC commands of a prior time slot commands at a HOST throttling mode, and a number of BGC commands is calculated in accordance with the BGC/HOST ratio and a number of HOST commands at a BGC throttling mode. 20. The method of claim 19 wherein the number of HOST commands of the prior time slot includes an average value of HOST commands, and the number of BGC commands of the prior time slot includes an average value of BGC commands.

Assignees

Inventors

Classifications

  • Cleaning, compaction, garbage collection, erase control · CPC title

  • Non-volatile semiconductor memory arrays · CPC title

  • in block erasable memory, e.g. flash memory · CPC title

  • Command handling arrangements, e.g. command buffers, queues, command scheduling · CPC title

  • G06F3/061Primary

    Improving I/O performance · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10248327B2 cover?
A semiconductor memory system and an operating method thereof include: a memory device; and a memory controller including a processor, coupled to the memory device, containing instructions executed by the processor, and configured to provide sets of throttling numbers, select a throttling mode, calculate a garbage collection (GC)/HOST ratio based on at least a part of invalid count of garbage c…
Who is the assignee on this patent?
Sk Hynix Inc
What technology area does this patent fall under?
Primary CPC classification G06F3/061. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Apr 02 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 5 related publications on this page (citations in our corpus or others sharing the same primary CPC).