Automatic loop gain calibration in amplification circuits

US10243533B1 · US · B1

Patent metadata
FieldValue
Publication numberUS-10243533-B1
Application numberUS-201815891790-A
CountryUS
Kind codeB1
Filing dateFeb 8, 2018
Priority dateFeb 8, 2018
Publication dateMar 26, 2019
Grant dateMar 26, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Aspects are directed to an amplifier circuit including a signal processing circuit and a calibration circuit. In certain specific embodiments, the signal processing circuit includes a signal combiner and a closed-loop feedback path, and the signal processing circuit is designed to provide a loop transfer function for a derived signal partly representing contributions from an audio input signal, a control or pilot signal having a target frequency range, and a calibration signal. The signal combiner is designed to combine aspects of the control or pilot signal and aspects of the audio input signal, and the calibration circuit is designed to adjust an effective gain of the derived signal in response to whether a unity-gain frequency of a signal in the closed-loop feedback path, as provided via the loop transfer function, is higher or lower than the target frequency range. Consistent therewith and in yet more specific embodiments, such an amplifier circuit can define the target frequency range relative to the transfer function and an associated unity-gain frequency.

First claim

Opening claim text (preview).

What is claimed is: 1. An amplifier circuit comprising: a signal processing circuit including a signal combiner and a closed-loop feedback path, the signal processing circuit being configured and arranged to provide a loop transfer function for a derived signal representing at least in part contributions from an audio input signal, a control or pilot signal having a target frequency range and a calibration signal, with the signal combiner configured and arranged to combine aspects of the control or pilot signal and aspects of the audio input signal; and a calibration circuit configured and arranged to adjust an effective gain of the derived signal in response to whether a unity-gain frequency of a signal in the closed-loop feedback path, as provided via the loop transfer function, is higher or lower than the target frequency range. 2. The amplifier circuit of claim 1 , wherein the target frequency range is defined relative to the transfer function and an associated unity-gain frequency. 3. The amplifier circuit of claim 1 , further comprising an impedance circuit configured and arranged to pass signals having frequencies in an audible frequency range and to block signals outside audible frequency range, and wherein the calibration circuit is configured and arranged to maintain stability of the closed-loop feedback path by adjusting the gain of the derived signal. 4. The amplifier circuit of claim 1 , wherein the calibration circuit is further configured and arranged to change the DC-gain of the loop transfer function for maintaining stability of the closed-loop feedback path. 5. The amplifier circuit of claim 1 , wherein the control or pilot signal is a single-frequency signal, and wherein the signal combiner is configured and arranged to sum the control or pilot signal with the audio input signal. 6. The amplifier circuit of claim 1 , wherein the control or pilot signal is a single-frequency signal, and wherein the calibration circuit is further configured and arranged to adjust the gain in response to whether the frequency of the control or pilot signal is higher or lower than a unity-gain frequency provided by the loop transfer function. 7. The amplifier circuit of claim 1 , wherein the calibration circuit includes circuitry for determining relative signal power levels of a processed signal in the signal processing circuit relative to contributions from the pilot signal. 8. The amplifier circuit of claim 1 , wherein the calibration circuit includes first circuitry configured to determine relative signal power levels of a processed signal in the signal processing circuit relative to contributions from the control or pilot signal, and includes second circuitry configured to control and provide the gain in the closed-loop feedback path. 9. The amplifier circuit of claim 1 , wherein the calibration circuit is further configured and arranged to adjust the gain toward convergence where the unity-gain frequency of the transfer function equals a frequency of a signal corresponding to the control or pilot signal. 10. The amplifier circuit of claim 1 , wherein the signal processing circuit forms a class-D audio amplifier. 11. The amplifier circuit of claim 1 , further including a variable-gain amplifier, wherein the calibration circuit includes at least one bandpass filter centered around a frequency of a signal corresponding to the control or pilot signal, and further including first circuitry configured to respond to an output from said at least one bandpass filter and to control and provide the gain, via the variable-gain amplifier, in response to determining relative signal power levels of a processed signal in the signal processing circuit relative to contributions from the control or pilot signal. 12. The amplifier circuit of claim 1 , further including a variable-gain amplifier configured to provide an amplification (G) of the loop transfer function (H(s)), wherein the control or pilot signal is combined with the aspects of an audio signal feedback from the amplified loop transfer function (G*H(s)). 13. The amplifier circuit of claim 1 , further including a variable-gain amplifier configured to provide an amplification (G) of the loop transfer function (H(s)), wherein the control or pilot signal is combined with the aspects of the audio signal after the amplification (G), along a forward-feed side after the amplified loop transfer function (G*H(s)). 14. The amplifier circuit of claim 1 , further including a variable-gain amplifier configured to provide an amplification (G) of the loop transfer function (H(s)), wherein the control or pilot signal is combined with the aspects of the audio signal after the amplification (G), along a forward-feed side after the amplified loop transfer function (G*H(s)), wherein the calibration circuit having sample-and-hold circuitry and a signal-level comparator that are configured and arranged to determine relative signal power levels of a processed signal in the signal processing circuit relative to contributions from the pilot signal. 15. The amplifier circuit of claim 1 , wherein the signal processing circuit includes circuitry corresponding to class-D audio amplification, and further includes: a variable-gain amplifier configured to provide an amplification (G) of the loop transfer function (H(s)), wherein the control or pilot signal is combined with the aspects of the audio signal after an amplification (G) of the loop transfer function (G*H(s)), wherein the calibration circuit is configured to calibrate gain based on signal power levels assessed from contributions from the control or pilot signal; a switching power stage configured and arranged to drive a speaker; and a low-pass filter configured to be coupled between the switching power stage and the speaker, and including a high-order digital filter having a high gain in audio bandwidth and a targeted behavior at unity-gain frequency, and including an impedance compensation filter, configured and arranged between a port receiving the audio input signal and the loop transfer function (H(s)), to cancel the transfer of a low-pass filter configured to suppress high-frequency content. 16. The amplifier circuit of claim 1 , further including an impedance compensation filter configured and arranged with at least one zero, wherein the calibration circuit is further configured and arranged to adjust the effective gain by calibrating a transfer function provided by the impedance compensation filter and therein changing a frequency associated with said at least one zero. 17. The amplifier circuit of claim 16 , wherein the impedance compensation filter includes components with inductive and capacitive contributions.

Assignees

Inventors

Classifications

  • A filter circuit coupled to the output of an amplifier · CPC title

  • Class D power amplifiers; Switching amplifiers · CPC title

  • in transistor amplifiers (H03F1/10 - H03F1/22 take precedence) · CPC title

  • Circuits for transducers (arrangements for producing a reverberation or echo sound G10K15/08; amplifiers H03F) · CPC title

  • Control by a pilot signal (H03G3/001 takes precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10243533B1 cover?
Aspects are directed to an amplifier circuit including a signal processing circuit and a calibration circuit. In certain specific embodiments, the signal processing circuit includes a signal combiner and a closed-loop feedback path, and the signal processing circuit is designed to provide a loop transfer function for a derived signal partly representing contributions from an audio input signal,…
Who is the assignee on this patent?
Nxp Bv
What technology area does this patent fall under?
Primary CPC classification H03G3/301. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 26 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).