Surge protection device and telecommunication equipment comprising the same

US10243358B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10243358-B2
Application numberUS-201315101679-A
CountryUS
Kind codeB2
Filing dateDec 18, 2013
Priority dateDec 18, 2013
Publication dateMar 26, 2019
Grant dateMar 26, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The present disclosure provides a surge protection device comprising a surge arrestor and an arrestor assistor. The surge arrestor is arranged within a circuit branch connected in parallel with a load and adapted to clamp a load voltage to a clamping voltage not larger than a load voltage limit when the load voltage rises to a breakdown voltage of the surge arrestor, the breakdown voltage increasing with a rising rate of the load voltage. The arrestor assistor is connected in parallel with the surge arrestor within the circuit branch and adapted to make the load voltage rise to the breakdown voltage not larger than the load voltage limit. The present disclosure also provides a telecommunication equipment comprising the surge protection device.

First claim

Opening claim text (preview).

What is claimed is: 1. A surge protection device, comprising: a surge arrestor, arranged within a circuit branch connected in parallel with a load, and adapted to clamp a load voltage (V load ) to a clamping voltage (V clamp ) not larger than a load voltage limit (V limit ) when the load voltage (V load ) rises to a breakdown voltage (V A1TH ) of the surge arrestor, the breakdown voltage (V A1TH ) increasing with a rising rate of the load voltage (V load ); and an arrestor assistor, connected in parallel with the surge arrestor within the circuit branch, and adapted to allow the load voltage (Vload) to rise to the breakdown voltage (V A1TH ) not larger than the load voltage limit (V limit ), the arrestor assistor comprising: a transient voltage suppressor (TVS) diode having a clamping voltage (V CTVS ) not larger than the load voltage limit (V limit ) and a reverse breakdown voltage (V BRTVS ) less than the clamping voltage (V CTVS ), wherein the TVS diode prevents the load voltage (V load ) from exceeding the clamping voltage (V CTVS ) and thus suppresses the rising rate of the load voltage (V load ) when the load voltage (V load ) rises to the reverse breakdown voltage (V BRTVS ); and a semiconductor switch connected in series with the TVS diode, wherein the semiconductor switch is turned off when the load voltage (V load ) rises to the breakdown voltage (V A1TH ) of the surge arrestor and is turned on when the load voltage (V load ) drops to a normal operation voltage (V NORMAL ) not larger than the clamping voltage (V clamp ). 2. The surge protection device of claim 1 , wherein the breakdown voltage (V A1TH ) has a minimum value (V A1TH _ DC ) not larger than the load voltage limit (V limit ). 3. The surge protection device of claim 1 , wherein the arrestor assistor is further adapted to cut off a current flowing through it when the load voltage (V load ) rises to the breakdown voltage (V A1TH ) of the surge arrestor. 4. The surge protection device of claim 1 , wherein the arrestor assistor further comprises: a voltage monitor adapted to monitor the load voltage; and a switch driver adapted to turn off the semiconductor switch when the voltage monitor monitors that the load voltage (V load ) rises to the breakdown voltage (V A1TH ) of the surge arrestor and to turn on the semiconductor switch when the voltage monitor monitors that the load voltage (V load ) drops to the normal operation voltage (V NORMAL ) not larger than the clamping voltage (V clamp ). 5. The surge protection device of claim 1 , further comprising: another surge arrestor, having a breakdown value (V A2TH ) being ignorable as compared with the breakdown value (V A1TH ) of the surge arrestor and connected in series with the surge arrestor and the assistor within the circuit branch. 6. The surge protection device of claim 1 , wherein the surge arrestor is a Gas Discharge Tube (GDT) or a spark gap. 7. The surge protection device of claim 5 , wherein the other surge arrestor is a varistor. 8. The surge protection device of claim 1 , wherein the semiconductor switch consists of at least one transistor. 9. The surge protection device of claim 8 , wherein the transistor is a Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET), an Insulated Gate Bipolar Transistor (IGBT) or a Bipolar Junction Transistor (BJT). 10. The surge protection device of claim 1 , wherein a Surface Mount Technology (SMT) is used for mounting components of the arrestor assistor.

Assignees

Inventors

Classifications

  • H02H9/06Primary

    using spark-gap arresters · CPC title

  • using a spark-gap as detector · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10243358B2 cover?
The present disclosure provides a surge protection device comprising a surge arrestor and an arrestor assistor. The surge arrestor is arranged within a circuit branch connected in parallel with a load and adapted to clamp a load voltage to a clamping voltage not larger than a load voltage limit when the load voltage rises to a breakdown voltage of the surge arrestor, the breakdown voltage incre…
Who is the assignee on this patent?
Ericsson Telefon Ab L M
What technology area does this patent fall under?
Primary CPC classification H02H9/06. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 26 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).