Semiconductor device and projection-type display unit

US10241370B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10241370-B2
Application numberUS-201615774147-A
CountryUS
Kind codeB2
Filing dateOct 27, 2016
Priority dateNov 18, 2015
Publication dateMar 26, 2019
Grant dateMar 26, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor device according to an embodiment of the disclosure includes: a first substrate; a TFT element provided on the first substrate with a first interlayer insulating layer interposed therebetween, and including a semiconductor layer and a gate electrode that is provided on the semiconductor layer with a gate insulating layer interposed therebetween; and a second substrate disposed to face the first substrate. The gate electrode includes a first electroconductive film and a second electroconductive film that has a light-shielding property in order from side of the semiconductor layer. The second electroconductive film extends from a side face to a bottom face of each of a pair of openings that are provided to interpose the semiconductor layer.

First claim

Opening claim text (preview).

The invention claimed is: 1. A semiconductor device comprising: a first substrate; a TFT element provided on the first substrate with a first interlayer insulating layer interposed therebetween, the TFT element including a semiconductor layer and a gate electrode that is provided on the semiconductor layer with a gate insulating layer interposed therebetween; and a second substrate disposed to face the first substrate, wherein the gate electrode includes a first electroconductive film and a second electroconductive film that has a light-shielding property in order from side of the semiconductor layer, and the second electroconductive film extends from a side face to a bottom face of each of a pair of openings that are provided to interpose the semiconductor layer. 2. The semiconductor device according to claim 1 , further comprising a scanning line between the first substrate and the first interlayer insulating layer, wherein the pair of openings each penetrate the first interlayer insulating layer and the gate insulating layer, and the second electroconductive film is electrically coupled to the scanning line at the bottom face of each of the pair of openings. 3. The semiconductor device according to claim 1 , wherein the second electroconductive film comprises a laminated film that includes a plurality of layers. 4. The semiconductor device according to claim 1 , wherein the second electroconductive film is formed using a low refractive index material. 5. The semiconductor device according to claim 1 , further comprising a light-shielding film that is provided on the TFT element with a second interlayer insulating layer interposed therebetween. 6. The semiconductor device according to claim 5 , wherein the light-shielding film is provided in the LDD region. 7. The semiconductor device according to claim 3 , wherein the light-shielding film extends from a side face to a bottom face of a concave part formed by each of the pair of openings. 8. The semiconductor device according to claim 5 , wherein a total film thickness of the second electroconductive film, the second interlayer insulating layer, and the light-shielding film is smaller than a minor axis of each of the pair of openings. 9. The semiconductor device according to claim 1 , wherein the semiconductor layer includes a LDD region. 10. The semiconductor device according to claim 9 , wherein the pair of openings are provided to interpose the LDD region of the semiconductor layer. 11. A projection-type display unit comprising: a first substrate; a TFT element provided on the first substrate with a first interlayer insulating layer interposed therebetween, the TFT element including a semiconductor layer and a gate electrode that is provided on the semiconductor layer with a gate insulating layer interposed therebetween; a second substrate disposed to face the first substrate; and a display layer provided between the first substrate and the second substrate, wherein the gate electrode includes a first electroconductive film and a second electroconductive film that has a light-shielding property in order from side of the semiconductor layer, and the second electroconductive film extends from a side face to a bottom face of each of a pair of openings that are provided to interpose the semiconductor layer.

Assignees

Inventors

Classifications

  • Light shielding layers, e.g. black matrix, incorporated in the active matrix substrate, e.g. structurally associated with the switching element · CPC title

  • Electricity · mapped topic

  • in which the switching element is a three-electrode device {(G02F1/136277 takes precedence)} · CPC title

  • Interconnections, e.g. scanning lines · CPC title

  • wherein the TFTs are in active matrices · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10241370B2 cover?
A semiconductor device according to an embodiment of the disclosure includes: a first substrate; a TFT element provided on the first substrate with a first interlayer insulating layer interposed therebetween, and including a semiconductor layer and a gate electrode that is provided on the semiconductor layer with a gate insulating layer interposed therebetween; and a second substrate disposed t…
Who is the assignee on this patent?
Sony Corp
What technology area does this patent fall under?
Primary CPC classification G02F1/136209. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Mar 26 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).