Managing capacitor voltage dependence
US-2024396537-A1 · Nov 28, 2024 · US
US10241154B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10241154-B2 |
| Application number | US-201615264703-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 14, 2016 |
| Priority date | May 30, 2012 |
| Publication date | Mar 26, 2019 |
| Grant date | Mar 26, 2019 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A voltage monitoring module includes a first terminal configured to be coupled to a high-potential-side terminal of a first battery cell, and a second terminal configured to be coupled to a low-potential-side of the first battery cell.
Opening claim text (preview).
What is claimed is: 1. A voltage monitoring module comprising: a first terminal configured to be coupled to a high-potential-side terminal of a first battery cell; a second terminal configured to be coupled to a low-potential-side of the first battery cell; a third terminal configured to be coupled to a low-potential-side terminal of a second battery cell; a first diode disposed between the first and the second terminals, an anode of the first diode coupled to the second terminal and a cathode of the first diode coupled to the first terminal; a second diode disposed between the second and third terminals, an anode of the second diode coupled to the third terminal and a cathode of the second diode coupled to the second terminal; a first PMOS transistor, a source of the first PMOS transistor coupled to the second terminal and a gate of the first PMOS transistor coupled to the first terminal; a second PMOS transistor, a source of the second PMOS transistor coupled to the third terminal and a gate of the second PMOS transistor coupled to the second terminal; and a storage circuit that stores a value corresponding to an output of the first PMOS transistor, wherein the second terminal configures to be coupled to the low-potential-side terminal of the first battery cell and a high-potential-side terminal of the second battery cell, and wherein the storage circuit stores values corresponding to outputs of the first and second PMOS transistors. 2. The voltage monitoring module according to claim 1 , further comprising a current mirror circuit coupled to the first and second PMOS transistors. 3. The voltage monitoring module according to claim 2 , further comprising a control circuit that controls the current mirror circuit. 4. The voltage monitoring module according to claim 1 , further comprising a first resistor disposed between a drain of the first PMOS transistor and a ground level. 5. The voltage monitoring module according to claim 1 , further comprising a second resistor disposed between a drain of the second PMOS transistor and a ground level.
Determining battery ageing or deterioration, e.g. state of health · CPC title
Acquisition or processing of data for testing or for monitoring individual cells or groups of cells within a battery · CPC title
involving only voltage measurements · CPC title
Arrangements for monitoring battery or accumulator variables, e.g. SoC · CPC title
Physics · mapped topic
Related publications grouped by family.
Answers are generated from the same data shown on this page.