Digitally-controlled output amplitude of analog sensor signal
US-2017102438-A1 · Apr 13, 2017 · US
US10224879B1 · US · B1
| Field | Value |
|---|---|
| Publication number | US-10224879-B1 |
| Application number | US-201715854135-A |
| Country | US |
| Kind code | B1 |
| Filing date | Dec 26, 2017 |
| Priority date | Dec 26, 2017 |
| Publication date | Mar 5, 2019 |
| Grant date | Mar 5, 2019 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A peak detector utilizes two choppers to cancel offset voltage of a transconductance amplifier, so the influence of the offset voltage is preventable and the peak detection accuracy of the peak detector can be improved significantly.
Opening claim text (preview).
What is claimed is: 1. A peak detector comprising: an operational amplifier circuit including a first chopper, a transconductance amplifier, a second chopper and a low pass filter, the transconductance amplifier is electrically connected with the first and second choppers, and the low pass filter is electrically connected with the second chopper, wherein the second chopper is configured to modulate a offset voltage of the transconductance amplifier to higher frequency, and the low pass filter is configured to filter out the offset voltage with higher frequency; a charge transistor electrically connected with the low pass filter of the operational amplifier circuit, wherein turning on or turning off the charge transistor is determined by a output signal of the low pass filter; and a charge capacitor electrically connected with the charge transistor and the operational amplifier circuit, wherein when the charge transistor is turned on, the charge capacitor is charged for detecting a peak of a input voltage signal. 2. The peak detector in accordance with claim 1 , wherein the first chopper is configured to receive and modulate the input voltage signal and a charge voltage signal of the charge capacitor to higher frequency, the transconductance amplifier is configured to convert the input voltage signal the charge voltage signal with higher frequency to a first output signal and a second output signal with higher frequency, and the second chopper is configured to modulate the first output signal and the second output signal from higher frequency to lower frequency. 3. The peak detector in accordance with claim 2 further includes an integrator, wherein the integrator is electrically connected with the second chopper, and the integrator is configured to provide a gain and convert the first output signal and the second output signal to a first voltage signal and a second voltage signal. 4. The peak detector in accordance with claim 3 , wherein the integrator includes an integrated operational amplifier, a first integrated capacitor and a second integrated capacitor, the integrated operational amplifier includes a positive input end, a negative input end, a first output end and a second output end, wherein two ends of the first integrated capacitor are respectively and electrically connected with the positive input end and the first output end, and two ends of the second integrated capacitor are respectively and electrically connected with the negative input end and the second output end. 5. The peak detector in accordance with claim 3 further includes a buffer, wherein the buffer is electrically connected with the integrator for receiving the first voltage signal and the second voltage signal, and the buffer is configured to separate the integrator and the low pass filter. 6. The peak detector in accordance with claim 1 further includes an inverter, wherein the inverter is electrically connected with the low pass filter of the operational amplifier circuit for receiving the output signal, and the inverter is configured to output an invert output signal. 7. A operational amplifier circuit of a peak detector comprising: a first chopper configured to receive and modulate a input voltage signal and a charge voltage signal to higher frequency; a transconductance amplifier electrically connected with the first chopper, wherein the transconductance amplifier is configured to modulate the input voltage signal and the charge voltage signal with higher frequency to a first output signal and a second output signal with higher frequency; a second chopper electrically connected with the transconductance amplifier, wherein the second chopper is configured to modulate the first output signal and the second output signal from higher frequency to lower frequency, and the second chopper is configured to modulate a offset voltage of the transconductance amplifier to higher frequency; and a low pass filter electrically connected with the second chopper, wherein the low pass filter is configured to filter out the offset voltage with higher frequency and remain the first output signal and the second output signal with lower frequency. 8. The operational amplifier circuit in accordance with claim 7 further includes an integrator, wherein the integrator is electrically connected with the second chopper, and the integrator is configured to provide a gain and convert the first output signal and the second output signal to a first voltage signal and a second voltage signal. 9. The operational amplifier circuit in accordance with claim 8 , wherein the integrator includes an integrated operational amplifier, a first integrated capacitor and a second integrated capacitor, the integrated operational amplifier includes a positive input end, a negative input end, a first output end and a second output end, and wherein two ends of the first integrated capacitor are respectively and electrically connected with the positive input end and the first output end, and two ends of the second integrated capacitor are respectively and electrically connected with the negative input end and the second output end. 10. The operational amplifier circuit in accordance with claim 8 further includes a buffer, wherein the buffer is electrically connected with the integrator for receiving the first voltage signal and the second voltage signal, and the buffer is configured to separate the integrator and the low pass filter.
by using a feedback circuit · CPC title
Differential amplifier with circuit arrangements to enhance the transconductance · CPC title
A peak detection being used in a signal measuring circuit in a controlling circuit of an amplifier · CPC title
Folded cascode stages · CPC title
Complementary long tailed pairs having parallel inputs and being supplied in parallel · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.